UCx84x Current-Mode PWM Controllers · IOUTPUT = Q g ×f SW fOSC = 1.72 R RT × C CT 4 UC1842,...

VIN

UC2843

VCC

VREF

RT/CT

GROUND COMP

VFB

ISENSE

OUTPUT

Copyright © 2016, Texas Instruments Incorporated

Product

Folder

Order

Now

Technical

Documents

Tools &

Software

Support &Community

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,intellectual property matters and other important disclaimers. PRODUCTION DATA.

UC1842, UC2842, UC3842, UC1843, UC2843, UC3843UC1844, UC2844, UC3844, UC1845, UC2845, UC3845

SLUS223F –APRIL 1997–REVISED APRIL 2020

UCx84x Current-Mode PWM Controllers1 Features

1

1

• Optimized for off-line and DC-to-DC converters• Low start-up current (< 1 mA)• Automatic feedforward compensation• Pulse-by-pulse current limiting• Enhanced load-response characteristics• Undervoltage lockout with hysteresis• Double-pulse suppression• High-current totem-pole output• Internally trimmed bandgap reference• Up to 500-kHz operation• Error amplifier with low output resistance

2 Applications• Switching regulators of any polarity• Transformer-coupled DC-DC converters

3 DescriptionThe UCx84x series of control integrated circuitsprovide the features that are necessary to implementoff-line or DC-to-DC fixed-frequency current-modecontrol schemes, with a minimum number of externalcomponents. The internally implemented circuitsinclude an undervoltage lockout (UVLO), featuring astart-up current of less than 1 mA, and a precisionreference trimmed for accuracy at the error amplifierinput. Other internal circuits include logic to ensurelatched operation, a pulse-width modulation (PWM)comparator that also provides current-limit control,and a totem-pole output stage that is designed tosource or sink high-peak current. The output stage,suitable for driving N-channel MOSFETs, is low whenit is in the off state.

The UCx84x family offers a variety of packageoptions, temperature range options, choice ofmaximum duty cycle, and choice of turnon and turnoffthresholds and hysteresis ranges. Devices withhigher turnon or turnoff hysteresis are ideal choicesfor off-line power supplies, while the devices with anarrower hysteresis range are suited for DC-DCapplications. The UC184x devices are specified foroperation from –55°C to 125°C, the UC284x series isspecified for operation from –40°C to 85°C, and theUC384x series is specified for operation from 0°C to70°C.

Device Information(1)PART NUMBER PACKAGE (PIN) BODY SIZE (NOM)

UC184xCDIP (8) 9.60 mm × 6.67 mmLCCC (20) 8.89 mm × 8.89 mmCFP (8) 9.21 mm × 5.97 mm

UC284xSOIC (8) 4.90 mm × 3.91 mmSOIC (14) 8.65 mm × 3.91 mmPDIP (8) 9.81 mm × 6.35 mm

UC384x

SOIC (8) 4.90 mm × 3.91 mmSOIC (14) 8.65 mm × 3.91 mmPDIP (8) 9.81 mm × 6.35 mmCFP (8) 9.21 mm × 5.97 mm

(1) For all available packages, see the orderable addendum atthe end of the datasheet.

Simplified Application

http://www.ti.com/product/uc1842?qgpn=uc1842http://www.ti.com/product/uc2842?qgpn=uc2842http://www.ti.com/product/uc3842?qgpn=uc3842http://www.ti.com/product/uc1843?qgpn=uc1843http://www.ti.com/product/uc2843?qgpn=uc2843http://www.ti.com/product/uc3843?qgpn=uc3843http://www.ti.com/product/uc1844?qgpn=uc1844http://www.ti.com/product/uc2844?qgpn=uc2844http://www.ti.com/product/uc3844?qgpn=uc3844http://www.ti.com/product/uc1845?qgpn=uc1845http://www.ti.com/product/uc2845?qgpn=uc2845http://www.ti.com/product/uc3845?qgpn=uc3845

2

UC1842, UC2842, UC3842, UC1843, UC2843, UC3843UC1844, UC2844, UC3844, UC1845, UC2845, UC3845SLUS223F –APRIL 1997–REVISED APRIL 2020 www.ti.com

Product Folder Links: UC1842 UC2842 UC3842 UC1843 UC2843 UC3843 UC1844 UC2844 UC3844 UC1845UC2845 UC3845

Submit Documentation Feedback Copyright © 1997–2020, Texas Instruments Incorporated

Table of Contents1 Features .................................................................. 12 Applications ........................................................... 13 Description ............................................................. 14 Revision History..................................................... 25 Device Comparison Table ..................................... 36 Pin Configuration and Functions ......................... 37 Specifications......................................................... 6

7.1 Absolute Maximum Ratings ...................................... 67.2 ESD Ratings.............................................................. 67.3 Recommended Operating Conditions....................... 67.4 Thermal Information .................................................. 67.5 Electrical Characteristics........................................... 77.6 Typical Characteristics .............................................. 9

8 Detailed Description ............................................ 118.1 Overview ................................................................. 118.2 Functional Block Diagrams ..................................... 118.3 Feature Description................................................. 12

8.4 Device Functional Modes........................................ 209 Application and Implementation ........................ 21

9.1 Application Information............................................ 219.2 Typical Application .................................................. 21

10 Power Supply Recommendations ..................... 3211 Layout................................................................... 33

11.1 Layout Guidelines ................................................. 3311.2 Layout Example .................................................... 34

12 Device and Documentation Support ................. 3512.1 Related Links ........................................................ 3512.2 Receiving Notification of Documentation Updates 3512.3 Community Resources.......................................... 3512.4 Trademarks ........................................................... 3512.5 Electrostatic Discharge Caution............................ 3512.6 Glossary ................................................................ 35

13 Mechanical, Packaging, and OrderableInformation ........................................................... 35

4 Revision HistoryNOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (January 2017) to Revision F Page

• Changed UVLO Table updated ............................................................................................................................................. 8

Changes from Revision D (August 2016) to Revision E Page

• Changed VREFLECTED equation. ............................................................................................................................................. 23• Changed DMAX equation. ..................................................................................................................................................... 24

Changes from Revision C (June 2007) to Revision D Page

• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementationsection, Power Supply Recommendations section, Layout section, Device and Documentation Support section, andMechanical, Packaging, and Orderable Information section ................................................................................................. 1

• Changed values in the Thermal Information table ................................................................................................................ 6

http://www.ti.com/product/uc1842?qgpn=uc1842http://www.ti.com/product/uc2842?qgpn=uc2842http://www.ti.com/product/uc3842?qgpn=uc3842http://www.ti.com/product/uc1843?qgpn=uc1843http://www.ti.com/product/uc2843?qgpn=uc2843http://www.ti.com/product/uc3843?qgpn=uc3843http://www.ti.com/product/uc1844?qgpn=uc1844http://www.ti.com/product/uc2844?qgpn=uc2844http://www.ti.com/product/uc3844?qgpn=uc3844http://www.ti.com/product/uc1845?qgpn=uc1845http://www.ti.com/product/uc2845?qgpn=uc2845http://www.ti.com/product/uc3845?qgpn=uc3845http://www.ti.comhttp://www.ti.com/product/uc1842?qgpn=uc1842http://www.ti.com/product/uc2842?qgpn=uc2842http://www.ti.com/product/uc3842?qgpn=uc3842http://www.ti.com/product/uc1843?qgpn=uc1843http://www.ti.com/product/uc2843?qgpn=uc2843http://www.ti.com/product/uc3843?qgpn=uc3843http://www.ti.com/product/uc1844?qgpn=uc1844http://www.ti.com/product/uc2844?qgpn=uc2844http://www.ti.com/product/uc3844?qgpn=uc3844http://www.ti.com/product/uc1845?qgpn=uc1845http://www.ti.com/product/uc2845?qgpn=uc2845http://www.ti.com/product/uc3845?qgpn=uc3845http://www.ti.com/feedbackform/techdocfeedback?litnum=SLUS223F&partnum=UC1842

9 10 11 12 13

3 2 1 20 19

18

17

16

15

14

4

5

6

7

8

VCC

VC

NC

OUTPUT

NC

NC

VFB

NC

ISENSE

NC

NC

RT

/CT

NC

PW

RG

ND

GR

OU

ND

NC

CO

MP

NC

VR

EF

NC

1

2

3

4

5

6

7

14

13

12

11

10

9

8

VCC

VC

PWRGND

COMP

NC

VFB

NC

ISENSE

NC

RT/CT

GROUND

OUTPUT

VREF

NC

OUTPUT

VCC

VREF

GROUND

VFB

COMP

ISENSE

RT/CT

1

2

3

4

8

7

6

5

3


www.ti.com SLUS223F –APRIL 1997–REVISED APRIL 2020


Submit Documentation FeedbackCopyright © 1997–2020, Texas Instruments Incorporated

5 Device Comparison Table

UVLO

TEMPERATURE RANGE MAX DUTY CYCLETURNON AT 16 VTURNOFF AT 10 V

SUITABLE FOR OFF-LINEAPPLICATIONS

TURNON AT 8.4 VTURNOFF AT 7.6 V

SUITABLE FOR DC-DCAPPLICATIONS

UC1842 UC1843 –55°C to 125°CUp to 100%UC2842 UC2843 –40°C to 85°C

UC3842 UC3843 0°C to 70°CUC1844 UC1845 –55°C to 125°C

Up to 50%UC2844 UC2845 –40°C to 85°CUC3844 UC3845 0°C to 70°C

6 Pin Configuration and Functions

D, JG, and P Packages8-Pin SOIC, CDIP, and PDIP

Top ViewD and W Packages

14-Pin SOIC and CFPTop View

FK Package20-Pin LCCC

Top View


IOUTPUT = Qg × fSW

fOSC

=

1.72

RRT× C

CT

4




Pin FunctionsPIN

TYPE DESCRIPTIONNAME

SOIC,CDIP,PDIP(8)

SOIC,CFP(14)

LCCC(20)

COMP 1 1 2 O

Error amplifier compensation pin. Connect external compensationcomponents to this pin to modify the error amplifier output. The erroramplifier is internally current-limited so the user can command zeroduty cycle by externally forcing COMP to GROUND.

GROUND 5 9 13 G Analog ground. For device packages without PWRGND, GROUNDfunctions as both power ground and analog ground.

PWRGND — 8 12 G Power ground. For device packages without PWRGND, GROUNDfunctions as both power ground and analog ground

ISENSE 3 5 7 I

Primary-side current sense pin. Connect to current sensing resistor.The PWM uses this signal to terminate the OUTPUT switchconduction. A voltage ramp can be applied to this pin to run thedevice with a voltage-mode control configuration.

NC — 2, 4, 6, 131, 3, 4, 6,8, 9, 11,

14, 16, 19— Do not connect

OUTPUT 6 10 15 O

OUTPUT is the gate drive for the external MOSFET. OUTPUT is theoutput of the on-chip driver stage intended to directly drive aMOSFET. Peak currents of up to 1 A are sourced and sunk by thispin. OUTPUT is actively held low when VCC is below the turnonthreshold.

RT/CT 4 7 10 I/O

Fixed frequency oscillator set point. Connect timing resistor, RRT, toVREF and timing capacitor, CCT, to GROUND from this pin to set theswitching frequency. For best performance, keep the timing capacitorlead to the device GROUND as short and direct as possible. Ifpossible, use separate ground traces for the timing capacitor and allother functions.The frequency of the oscillator can be estimated with the followingequations:

(1)where fOSC is in Hertz, RRT is in Ohms and CCT is in Farads. Neveruse a timing resistor less than 5 kΩ. The frequency of the OUTPUTgate drive of the UCx842 and UCx843, fSW, is equal to fOSC at up to100% duty cycle; the frequency of the UCx844 and UCx845 is equalto half of the fOSC frequency at up to 50% duty cycle.

VC — 11 17 I

Bias supply input for the output gate drive. For PWM controllers thatdo not have this pin, the gate driver is biased from the VCC pin. VCmust have a bypass capacitor at least 10 times greater than the gatecapacitance of the main switching FET used in the design.

VCC 7 12 18 I

Analog controller bias input that provides power to the device. TotalVCC current is the sum of the quiescent VCC current and theaverage OUTPUT current. Knowing the switching frequency and theMOSFET gate charge, Qg, the average OUTPUT current can becalculated from:

(2)A bypass capacitor, typically 0.1 µF, connected directly to GROUNDwith minimal trace length, is required on this pin. An additionalbypass capacitor at least 10 times greater than the gate capacitanceof the main switching FET used in the design is also required onVCC.

VFB 2 3 5 I Inverting input to the internal error amplifier. VFB is used to controlthe power converter voltage-feedback loop for stability.


5





Pin Functions (continued)PIN

TYPE DESCRIPTIONNAME

SOIC,CDIP,PDIP(8)

SOIC,CFP(14)

LCCC(20)

VREF 8 14 20 O

5-V reference voltage. VREF is used to provide charging current tothe oscillator timing capacitor through the timing resistor. It isimportant for reference stability that VREF is bypassed to GROUNDwith a ceramic capacitor connected as close to the pin as possible. Aminimum value of 0.1-µF ceramic is required. Additional VREFbypassing is required for external loads on VREF.


6




(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratingsonly, which do not imply functional operation of the device at these or any other conditions beyond those indicated under RecommendedOperating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7 Specifications

7.1 Absolute Maximum Ratingsover operating free-air temperature range (unless otherwise noted) (1)

MIN MAX UNIT

VVCCLow impedance source 30 VIVCC < 30 mA Self Limiting

VVFB and VISENSE Analog input voltage –0.3 6.3 VVVC Input Voltage, Q and D Package only 30 VIOUTPUT Output drive current ±1 AICOMP Error amplifier output sink current 10 mAEOUTPUT Output energy (capacitive load) 5 µJTJ Junction temperature 150 °CTstg Storage temperature –65 150 °C

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.2 ESD RatingsVALUE UNIT

V(ESD) Electrostatic dischargeHuman body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) ±3000

VCharged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) ±3000

(1) These recommended voltages for VC and POWER GROUND apply only to the D package.

7.3 Recommended Operating Conditionsover operating free-air temperature range (unless otherwise noted)

MIN TYP MAX UNITVVCC and VVC(1) Supply voltage 12 28 VVVFB Input voltage 2.5 VVISENSE Input voltage 1 VIVCC Supply current, externally limited 25 mAIOUTPUT Average output current 200 mAIVREF Reference output current –20 mAfOSC Oscillator frequency 100 500 kHz

TA Operating free-air temperatureUC184x –55 125

°CUC284x –40 85UC384x 0 70

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics applicationreport.

7.4 Thermal Information

THERMAL METRIC (1)UCx84x

UNITD (SOIC) D (SOIC) P (PDIP) FK (LCCC)8 PINS 14 PINS 8 PINS 20 PINS

RθJA Junction-to-ambient thermal resistance 104.8 78.2 53.7 — °C/WRθJC(top) Junction-to-case (top) thermal resistance 47.3 37.1 46.7 36.2 °C/WRθJB Junction-to-board thermal resistance 45.9 32.6 31 35.4 °C/WψJT Junction-to-top characterization parameter 8.2 7.3 17.1 — °C/WψJB Junction-to-bottom characterization parameter 45.2 32.4 30.9 — °C/W

http://www.ti.com/product/uc1842?qgpn=uc1842http://www.ti.com/product/uc2842?qgpn=uc2842http://www.ti.com/product/uc3842?qgpn=uc3842http://www.ti.com/product/uc1843?qgpn=uc1843http://www.ti.com/product/uc2843?qgpn=uc2843http://www.ti.com/product/uc3843?qgpn=uc3843http://www.ti.com/product/uc1844?qgpn=uc1844http://www.ti.com/product/uc2844?qgpn=uc2844http://www.ti.com/product/uc3844?qgpn=uc3844http://www.ti.com/product/uc1845?qgpn=uc1845http://www.ti.com/product/uc2845?qgpn=uc2845http://www.ti.com/product/uc3845?qgpn=uc3845http://www.ti.comhttp://www.ti.com/product/uc1842?qgpn=uc1842http://www.ti.com/product/uc2842?qgpn=uc2842http://www.ti.com/product/uc3842?qgpn=uc3842http://www.ti.com/product/uc1843?qgpn=uc1843http://www.ti.com/product/uc2843?qgpn=uc2843http://www.ti.com/product/uc3843?qgpn=uc3843http://www.ti.com/product/uc1844?qgpn=uc1844http://www.ti.com/product/uc2844?qgpn=uc2844http://www.ti.com/product/uc3844?qgpn=uc3844http://www.ti.com/product/uc1845?qgpn=uc1845http://www.ti.com/product/uc2845?qgpn=uc2845http://www.ti.com/product/uc3845?qgpn=uc3845http://www.ti.com/feedbackform/techdocfeedback?litnum=SLUS223F&partnum=UC1842http://www.ti.com/lit/pdf/spra953

Temp Stability =VREF:max ; F VREF:min ;

TJ:max ; F TJ:min ;

7





Thermal Information (continued)

THERMAL METRIC (1)UCx84x

UNITD (SOIC) D (SOIC) P (PDIP) FK (LCCC)8 PINS 14 PINS 8 PINS 20 PINS

RθJC(bottom) Junction-to-case (bottom) thermal resistance — — — 4.1 °C/W

(1) Adjust VCC above the start threshold before setting at 15 V(2) Specified by design. Not production tested.(3) Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation:

VREFmin and VREFmax are the maximum and minimum reference voltagesmeasured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes intemperature.

(4) OUTPUT switching frequency, fSW, equals the oscillator frequency, fOSC, for the UCx842 and UCx843. OUTPUT switching frequency,fSW, is one half oscillator frequency, fOSC, for the UCx844 and UCx845.

7.5 Electrical Characteristicsover operating free-air temperature range (unless otherwise noted) –55°C ≤ TA ≤ 125°C for the UC184x; –40°C ≤ TA ≤ 85°Cfor the UC284x, 0°C ≤ TA ≤ 70°C for the UC384x, VVCC = 15 V (1); 0.1 µF capacitor from VCC to GROUND, 0.1 µF capacitorfrom VREF to GROUND, RRT = 10 kΩ; CCT = 3.3 nF, TJ = TA.

PARAMETER TEST CONDITIONS MIN TYP MAX UNITREFERENCE SECTION

VVREF Reference voltage IVREF = 1 mA, TJ = 25°C

UC184xandUC284x

4.95 5 5.05V

UC384x 4.9 5 5.1Line regulation 12 ≤ VCC ≤ 25 V 6 20 mVLoad regulation 1 ≤ IVREF ≤ 20 mA 6 25 mVTemperature stability See (2) (3) 0.2 0.4 mV/°C

Total output variation Line, load, temperature (2)UC184xandUC284x

4.9 5.1V

UC384x 4.82 5.18Output noise voltage 10 Hz ≤ fOSC ≤ 10 kHz, (2) TJ = 25°C 50 μVLong term stability TA = 125°C, 1000 Hrs (2) 5 25 mVOutput short circuit –30 –100 –180 mA

OSCILLATOR SECTIONfOSC Initial accuracy TJ = 25°C (4) 47 52 57 kHz

Voltage stability 12 ≤ VCC ≤ 25 V 0.2% 1%Temperature stability TMIN ≤ TA ≤ TMAX (2) 5%

VRT/CT Amplitude Peak-to-peak (2) 1.7 VERROR AMPLIFIER SECTION

VVFB Input voltage VCOMP = 2.5 V

UC184xandUC284x

2.45 2.5 2.55V

UC384x 2.42 2.5 2.58

IVFB Input bias current

UC184xandUC284x

–1µA

UC384x –2AVOL 2 ≤ VCOMP ≤ 4 V 65 90 dB

Unity gain bandwidth TJ = 25°C (2) 0.7 1 MHzPSRR Power supply rejection ratio 12 ≤ VCC ≤ 25 V 60 70 dBI(snk) COMP sink current VVFB = 2.7 V, VCOMP = 1.1 V 2 6 mAI(src) COMP source current VVFB = 2.3 V, VCOMP = 5 V –0.5 –0.8


8




Electrical Characteristics (continued)over operating free-air temperature range (unless otherwise noted) –55°C ≤ TA ≤ 125°C for the UC184x; –40°C ≤ TA ≤ 85°Cfor the UC284x, 0°C ≤ TA ≤ 70°C for the UC384x, VVCC = 15 V(1); 0.1 µF capacitor from VCC to GROUND, 0.1 µF capacitorfrom VREF to GROUND, RRT = 10 kΩ; CCT = 3.3 nF, TJ = TA.

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

(5) Parameter measured at trip point of latch with VFB = 0 V.(6) Gain defined as: A = ΔVCOMP/ΔVISENSE, 0 V ≤ VISENSE ≤ 0.8 V.

VCOMPHigh High-level output voltage VVFB = 2.3 V, RL = 15-kΩ COMP to GROUND 5 6

VVCOMPLow Low-level output voltage VVFB = 2.7 V, RL = 15-kΩ COMP to VREF 0.7 1.1

CURRENT SENSE SECTIONACS Gain See (5) (6) 2.85 3 3.15 V/VVISENSE Maximum input signal VCOMP = 5 V (5) 0.9 1 1.1 VPSRR Power supply rejection ratio 12 V ≤ VVCC ≤ 25 V (2) (5) 70 dBIISENSE Input bias current –2 –10 µAtDLY Delay to output VISENSE stepped from 0 V to 2 V (2) 150 300 nsOUTPUT SECTION

VOUT Low Low-level OUTPUT voltageISINK = 20 mA 0.1 0.4 VISINK = 200 mA 1.5 2.2

VOUT High High-level OUTPUT voltageISOURCE = 20 mA 13 13.5 VISOURCE = 200 mA 12 13.5

tRISE Rise time (2) COUTPUT = 1 nF, TJ = 25°C 50 150 nstFALL Fall time (2) COUTPUT = 1 nF, TJ = 25°C, 50 150 nsUNDERVOLTAGE LOCKOUT (UVLO)

VCCON Enable thresholdUC1842/4 and UC2842/4 15 16 17

VUC3842/4 14.5 16 17.5UCx843/5 7.8 8.4 9

VCCOFF UVLO off thresholdUC1842/4 and UC2842/4 9 10 11

VUC3842/4 8.5 10 11.5UCx843/5 7 7.6 8.2

PWM

DMAX Maximum duty cycleUCx842/3 95% 97% 100%UC1844/5 and UC2844/5 46% 48% 50%UC3844/5 47% 48% 50%

DMIN Minimum duty cycle 0%TOTAL STANDBY CURRENTIVCC Start-up current 0.5 1 mAIVCC Operating supply current VVFB = VISENSE= 0 V 11 17

VCC Zener voltage IVCC = 25 mA 30 34 V


Temperature (C)

I SC (

mA

)

-75 -50 -25 0 25 50 75 100 125 15040

60

80

100

120

140

160

180

D006Source Current (mA)

Refe

ren

ce

Voltage

De

lta

(m

V)

0 20 40 60 80 100 120 140 160-60

-50

-40

-30

-20

-10

0

D007

Ta = 125 CTa = 25 CTa = -40 C

Freq (Hz)

Ga

in (

dB

)

10 100 1000 10000 100000 1000000 1E+7-20 -100

0 -50

20 0

40 50

60 100

80 150

100 200

D003

GainPhase

IO, Output Load Current (mA)

So

urc

e S

atu

ratio

n V

olta

ge

(V

)

Sin

k S

atu

ratio

n V

olta

ge

(V

)

0 100 200 300 400 500 600 700 800-10 0

-9 1

-8 2

-7 3

-6 4

-5 5

-4 6

-3 7

-2 8

-1 9

0 10

D005

Source Saturation at 25 CSource Saturation at -55 CSink Saturation at -55 CSink Saturation at 25 C

Temperature (C)

I DIS

CH

AR

GE (

mA

)

-75 -50 -25 0 25 50 75 100 125 1507.4

7.6

7.8

8

8.2

8.4

8.6

8.8

9

9.2

D001VO, Error Amp Output Voltage (V)

VT

H, C

urr

ent

Se

nse In

pu

t T

hre

sh

old

(V

)

1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 60

0.1

0.2

0.3

0.4

0.5

0.6

0.7

0.8

0.9

1

1.1

D005

TA = 125qCTA = 25qCTA = �55qC

9





7.6 Typical Characteristics

Figure 1. Oscillator Discharge Currentvs Temperature for VCC = 15 V and VOSC = 2 V

Figure 2. Current Sense Input Threshold vsError Amplifier Output Voltage for VCC = 15 V

Figure 3. Error Amplifier Open-Loop Gain and Phase vsFrequency, VCC = 15 V, RL = 100 kΩ, and TA = 25 °C

Figure 4. OUTPUT Saturation Voltage vsLoad Current for VCC = 15 V with 5-ms Input Pulses

Figure 5. VREF Short-Circuit Current vsTemperature for VCC = 15 V

Figure 6. VREF Voltage vs Source Current


100

20

2

1

1 M

Frequency (Hz)

100 k

Tim

ing

Re

sis

tan

ce

(N

)

10 k100 1000

10

50

5

CCT (nF)

100

47

22

10

4.7

2.2

1

CCT (nF)

t DE

AD

TIM

E (P

s)

1 5 10 50 1000.3

0.5

1

5

10

3030

D006

0

4

Sa

tura

tio

n V

olta

ge

(V

)

Output Current (A)

0.01 0.1 1

1

2

3

Source, TA = 25°C

Sink, TA = 25°C

Source, TA = ±55°C

Sink, TA = ±55°C

Temperature (C)

VR

EF (

V)

-75 -50 -25 0 25 50 75 100 125 1504.8

4.85

4.9

4.95

5

5.05

5.1

5.15

5.2

D008

10




Typical Characteristics (continued)

Figure 7. VREF Voltage vs Temperature Figure 8. Output Saturation

Figure 9. Dead Time vs Timing Capacitance, CCT

Figure 10. Timing Resistance, RRT, vs Frequency


UCx842UCx843

34 V 5-V

ReferenceEN

VREF Good Logic

Internal Bias

UVLO

Osc

S

RPWM Latch

R 1 V

+E/A

VCC

GROUND

RT/CT

VFB

COMP

ISENSE

PWM Comparator

VREF

OUTPUT

VC

PWRGND2R

2.5 V


11





8 Detailed Description

8.1 OverviewThe UCx84x series of control integrated circuits provide the features necessary to implement AC-DC or DC-to-DC fixed-frequency current-mode control schemes with a minimum number of external components. Protectioncircuitry includes undervoltage lockout (UVLO) and current limiting. Internally implemented circuits include astart-up current of less than 1 mA, a precision reference trimmed for accuracy at the error amplifier input, logic toensure latched operation, a pulse-width modulation (PWM) comparator that also provides current-limit control,and a totem-pole output stage designed to source or sink high-peak current. The output stage, suitable for drivingN-channel MOSFETs, is low when it is in the off-state.

Major differences between members of these series are the UVLO thresholds, acceptable ambient temperaturerange, and maximum duty-cycle. Typical UVLO thresholds of 16 V (ON) and 10 V (OFF) on the UCx842 andUCx844 devices make them ideally suited to off-line AC-DC applications. The corresponding typical thresholdsfor the UCx843 and UCx845 devices are 8.4 V (ON) and 7.6 V (OFF), making them ideal for use with regulatedinput voltages used in DC-DC applications. The UCx842 and UCx843 devices operate to duty cyclesapproaching 100%. The UCx844 and UCx845 obtain a duty-cycle range of 0% to 50% by the addition of aninternal toggle flip-flop, which blanks the output off every other clock cycle.

The UC184x-series devices are characterized for operation from –55°C to 125°C. UC284x-series devices arecharacterized for operation from −40°C to 85°C. The UC384x devices are characterized for operation from 0°C to70°C.

8.2 Functional Block Diagrams

Figure 11. UCx842 and UCx843 Block Diagram, No Toggle


34 V 5-V

ReferenceEN

VREF Good

Logic

Internal

Bias

UVLO

Osc

S

RPWM

LatchR 1 V

+E/A

VCC

GROUND

RT/CT

VFB

COMP

ISENSE

PWM

Comparator

VREF

OUTPUT

VC

PWRGND

UCx844

UCx845

2R

T

2.5 V


12




Functional Block Diagrams (continued)

Figure 12. UCx844 and UCx845 Block Diagram, Toggle

8.3 Feature Description

8.3.1 Detailed Pin Description

8.3.1.1 COMPThe error amplifier in the UCx84x family is an open collector in parallel with a current source, with a unity-gainbandwidth of 1 MHz. The COMP terminal can both source and sink current. The error amplifier is internallycurrent-limited, so that one can command zero duty cycle by externally forcing COMP to GROUND.

8.3.1.2 VFBVFB is the inverting input of the error amplifier. VFB is used to control the power converter voltage-feedback loopfor stability. For best stability, keep VFB lead length as short as possible and VFB stray capacitance as small aspossible.

8.3.1.3 ISENSEThe UCx84x current sense input connects to the PWM comparator. Connect ISENSE to the MOSFET sourcecurrent sense resistor. The PWM uses this signal to terminate the OUTPUT switch conduction. A voltage rampcan be applied to this pin to run the device with a voltage mode control configuration or to add slopecompensation. To prevent false triggering due to leading edge noises, an RC current sense filter may berequired. The gain of the current sense amplifier is typically 3 V/V.


RVCC :max ; =VIN:min ; F VVCC :max ;IVCC + kQg × fSW o

IOUTPUT = Qg × fSW

fOSC

=

1.72

RRT× C

CT

13





Feature Description (continued)8.3.1.4 RT/CTRT/CT is the oscillator timing pin. For fixed frequency operation, set the timing capacitor charging current byconnecting a resistor from VREF to RT/CT. Set the frequency by connecting timing capacitor from RT/CT toGROUND. For the best performance, keep the timing capacitor lead to GROUND as short and direct as possible.If possible, use separate ground traces for the timing capacitor and all other functions.

The UCx84x’s oscillator allows for operation to 500 kHz. The device uses an external resistor to set the chargingcurrent for the external capacitor, which determines the oscillator frequency. The recommended range of timingresistor values is between 5 kΩ and 100 kΩ; the recommended range of timing capacitor values is between 1 nFand 100 nF.

(3)

In this equation, the switching frequency, fSW is in Hz, RRT is in Ω, and CCT is in Farads.

8.3.1.5 GROUNDGROUND is the signal and power returning ground. TI recommends separating the signal return path and thehigh current gate driver path so that the signal is not affected by the switching current.

8.3.1.6 OUTPUTThe high-current bipolar totem-pole output of the UCx84x devices sinks or sources up to 1-A peak of current.The OUTPUT pin can directly drive a MOSFET. The OUTPUT of the UCx842 and UCx843 devices switches atthe same frequency as the oscillator and can operate near 100% duty cycle. In the UCx844 and UCx845devices, the switching frequency of OUTPUT is one-half that of the oscillator due to an internal T flipflop. Thislimits the maximum duty cycle in the UCx844 and UCx845 to < 50%. Schottky diodes may be necessary on theOUTPUT pin to prevent overshoot and undershoot due to high impedance to the supply rail and to ground,respectively. A bleeder resistor, placed between the gate and the source of the MOSFET, should be used toprevent activating the power switch with extraneous leakage currents during undervoltage lockout. An externalclamp circuit may be necessary to prevent overvoltage stress on the MOSFET gate when VCC exceeds the gatevoltage rating.

8.3.1.7 VCCVCC is the power input connection for this device. In normal operation, power VCC through a current-limitingresistor. Although quiescent VCC current is only 0.5 mA, the total supply current is higher, depending on theOUTPUT current. Total VCC current is the sum of quiescent VCC current and the average OUTPUT current.Knowing the operating frequency and the MOSFET gate charge (Qg), average OUTPUT current can becalculated from Equation 4.

(4)

The UCx84x has a VCC supply voltage clamp of 34 V typical, but the absolute maximum value for VCC from alow-impedance source is 30 V. For applications that have a higher input voltage than the recommended VCCvoltage, place a resistor in series with VCC to increase the source impedance. The maximum value of thisresistor is calculated with Equation 5.

(5)

In Equation 5, VIN(min) is the minimum voltage that is used to supply VCC, VVCC(max) is the maximum VCC clampvoltage and IVCC is the IC supply current without considering the gate driver current and Qg is the external powerMOSFET gate charge and fSW is the switching frequency.

The turnon and turnoff thresholds for the UCx84x family are significantly different: 16 V and 10 V for the UCx842and UCx844; 8.4 V and 7.6 V for the UCx843 and UCx855. To ensure against noise related problems, filter VCCwith an electrolytic and bypass with a ceramic capacitor to ground. Keep the capacitors close to the IC pins.


ISENSE

GROUND

COMP

2 R

R

CCSF

RCSF

RCS

PWM Comparator

1 V

ErrorAmplifier

ISENSE


ISENSE =VISENSE

RCS

14




Feature Description (continued)8.3.1.8 VREFVREF is the voltage reference for the error amplifier and also for many other internal circuits in the IC. The high-speed switching logic uses VREF as the logic power supply. The 5-V reference tolerance is ±2% for the UCx84xfamily. The output short-circuit current is 30 mA. For reference stability and to prevent noise problems with high-speed switching transients, bypass VREF to ground with a ceramic capacitor close to the IC package. Aminimum of 0.1-µF ceramic capacitor is required. Additional VREF bypassing is required for external loads on thereference. An electrolytic capacitor may also be used in addition to the ceramic capacitor.

When VCC is greater than 1 V and less than the UVLO threshold, a 5-kΩ resistor pulls VREF to ground. VREFcan be used as a logic output indicating power-system status because when VCC is lower than the UVLOthreshold, VREF is held low.

8.3.2 Pulse-by-Pulse Current LimitingPulse-by-pulse limiting is inherent in the current mode control scheme. An upper limit on the peak current can beestablished by simply clamping the error voltage. Accurate current limiting allows optimization of magnetic andpower semiconductor elements while ensuring reliable supply operation.

8.3.3 Current-SenseAn external series resistor, RCS, senses the current and converts this current into a voltage that becomes theinput to the ISENSE pin. The ISENSE pin is the noninverting input to the PWM comparator. The ISENSE input iscompared to a signal proportional to the error amplifier output voltage; the gain of the current sense amplifier istypically 3 V/V. The peak ISENSE current is determined by Equation 6:

(6)

The typical value for VISENSE is 1 V. A small RC filter, RCSF and CCSF, may be required to suppress switchtransients caused by the reverse recovery of a secondary side diode or equivalent capacitive loading in additionto parasitic circuit impedances. The time constant of this filter should be considerably less than the switchingperiod of the converter.

Figure 13. Current-Sense Circuit Schematic


ISENSE

COMP

2 R

RPWM

Comparator

1 V

Error

Amplifier

2.5 V

VFB

0.5 mA

+

s�ZI

ZF

15





Feature Description (continued)8.3.4 Error Amplifier With Low Output ResistanceThe error amplifier output is an open collector in parallel with a current source. With a low output resistance,various impedance networks may be used on the compensation pin input for error amplifier feedback. The erroramplifier output, COMP, is frequently used as a control port for secondary-side regulation by using an externalsecondary-side adjustable voltage regulator, such as a TL431, to send an error signal across the secondary-to-primary isolation boundary through an opto-isolator, in this configuration connect the COMP pin directly to theopto-isolator feedback. On the primary side, the inverting input to the UCx48x error amplifier, VFB, should beconnected to GROUND. With VFB tied to GROUND, the error amplifier output, COMP, is forced to its high stateand sources current, typically 0.8 mA. The opto-isolator must overcome the source current capability to controlthe COMP pin below the error amplifier output high level, VOH.

For primary-side regulation, configure the inverting input to the error amplifier, VFB, with a resistor divider toprovide a signal that is proportional to the converter output voltage being regulated. Add the voltage loopcompensation components between VFB and COMP. The internal noninverting input to the error amplifier istrimmed to 2.5 V. For best stability, keep VFB lead length as short as possible and minimize the straycapacitance on VFB.

The internal resistor divider on COMP is maintained at an R:2R ratio, the specific values of these internalresistors should not be critical in any application.

Error amplifier can source or sink up to 0.5 mA.

Figure 14. Error-Amplifier Configuration Schematic

8.3.5 Undervoltage LockoutThe UCx84x devices feature undervoltage lockout protection circuits for controlled operation during power-upand power-down sequences. The UVLO circuit insures that VCC is adequate to make the UCx84x fullyoperational before enabling the output stage. Undervoltage lockout thresholds for the UCx842, UCx843, UCx844,and UCx845 devices are optimized for two groups of applications: off-line power supplies and DC-DC converters.The 6-V hysteresis in the UCx842 and UCx844 devices prevents VCC oscillations during power sequencing. Thiswider VCCON to VCCOFF range, make these devices ideally suited to off-line AC input applications. The UCx843and UCx845 controllers have a much narrower VCCON to VCCOFF hysteresis and may be used in DC to DCapplications where the input is considered regulated.

Start-up current is less than 1 mA for efficient bootstrapping from the rectified input of an off-line converter, asillustrated by Figure 17. During normal circuit operation, VCC is developed from auxiliary winding NA with DBIASand CVCC. At start-up, however, CVCC must be charged to 16 V through RSTART. With a start-up current of 1 mA,RSTART can be as large as 100 kΩ and still charge CVCC when VAC = 90 V RMS (low line). Power dissipation inRSTART would then be less than 350 mW even under high line (VAC= 130 V RMS) conditions.


VAC

CIN

RSTART

CVCC

VCC

OUTPUT

GROUND0.1 PF

IVCC �1mADBIAS

RCS

NP

NA

NS

VON (V)

VOFF (V)

16

UCx842UCx844

UCx843UCx845

10

8.4

7.6

7VCC ON/OFF Commandto rest of device


< 1 mA

VOFF

< 17 mA

VON

VVCC

IVCC

16




Feature Description (continued)During UVLO the IC draws less than 1 mA of supply current. Once crossing the turnon threshold the IC supplycurrent increases to a maximum of 17 mA, typically 11 mA, During undervoltage lockout, the output driver isbiased to a high impedance state and sinks minor amounts of current. A bleeder resistor, placed between thegate and the source of the MOSFET should be used to prevent activating the power switch with extraneousleakage currents during undervoltage lockout.

Figure 15. UVLO Threshold Figure 16. UVLO ON and OFF Profile

Figure 17. Providing Power to UCx84x

8.3.6 OscillatorThe oscillator allows for up to 500-kHz switching frequency. The OUTPUT gate drive is the same frequency asthe oscillator in the UCx842 and UCx843 devices and can operate near 100% duty cycle. In the UCx844 andUCx845 devices, the frequency of OUTPUT is one-half that of the oscillator due to an internal T flipflop thatblanks the output off every other clock cycle, resulting in a maximum duty cycle for these devices of < 50% of theswitching frequency. An external resistor, RRT, connected from VREF to RT/CT sets the charging current for thetiming capacitor, CCT, which is connected from RT/CT to GROUND. An RRT value greater than 5 kΩ isrecommended on RT/CT to set the positive ramp time of the internal oscillator. Using a value of 5 kΩ or greaterfor RRT maintains a favorable ratio between the internal impedance and the external oscillator set resistor andresults in minimal change in frequency over temperature. Using a value of less the recommended minimum valuemay result in frequency drift over temperature, part tolerances, or process variations.


fOSC

=

1.72

RRT× C

CT

RRT

CCT

VREF

RT/CT

GROUND


DMAX = 1 F ltDEADTIME × fOSC2p

DMAX = 1F :tDEADTIME × fOSC ;

17





Feature Description (continued)The peak-to-peak amplitude of the oscillator waveform is 1.7 V in UCx84x devices. The UCx842 and UCx843have a maximum duty cycle of approximately 100%, whereas the UCx844 and UCx845 are clamped to 50%maximum by an internal toggle flip flop. This duty cycle clamp is advantageous in most flyback and forwardconverters. For optimum IC performance the dead-time should not exceed 15% of the oscillator clock period. Thedischarge current, typically 6 mA at room temperature, sets the dead time, see Figure 9. During the discharge, ordead time, the internal clock signal blanks the output to the low state. This limits the maximum duty cycle DMAXto:

(7)

Equation 8 applies to UCx842 and UCx843 units because the OUTPUT switches at the same frequency as theoscillator and the maximum duty cycle can be as high as 100%.

(8)

Equation 8 applies to UCx844 and UCx845 units because the OUTPUT switches at half the frequency as theoscillator and the maximum duty cycle can be as high as 50%.

When the power transistor turns off, a noise spike is coupled to the oscillator RT/CT terminal. At high duty cycles,the voltage at RT/CT is approaching its threshold level (approximately 2.7 V, established by the internal oscillatorcircuit) when this spike occurs. A spike of sufficient amplitude prematurely trips the oscillator. To minimize thenoise spike, choose CCT as large as possible, remembering that dead time increases with CCT. It isrecommended that CCT never be less than approximately 1000 pF. Often the noise which causes this problem iscaused by the OUTPUT being pulled below ground at turnoff by external parasitics. This is particularly true whendriving MOSFETs. A Schottky diode clamp from GROUND to OUTPUT prevents such output noise from feedingto the oscillator.

For RRT > 5 kΩ:

Figure 18. Oscillator Section Schematic

8.3.7 SynchronizationThe simplest method to force synchronization uses the timing capacitor, CCT, in near standard configuration.Rather than bring CCT to ground directly, a small resistor is placed in series with CCT to ground. This resistorserves as the input for the sync pulse which raises the CCT voltage above the oscillator’s internal upperthreshold. The PWM is allowed to run at the frequency set by RRT and CCT until the sync pulse appears. Thisscheme offers several advantages including having the local ramp available for slope compensation. TheUC3842/3/4/5 oscillator must be set to a lower frequency than the sync pulse stream, typically 20% with a 0.5-Vpulse applied across the resistor.


VREF

ISENSE

SHUTDOWN

30 O

500 O

1 kO

To Current

Sense Resistor

COMP

SHUTDOWN

RRT

CCT

VREF

RT/CT

GROUND

24 O

SYNC

18




Feature Description (continued)

Figure 19. Synchronizing the Oscillator

8.3.8 Shutdown TechniqueThe PWM controller (see Figure 20) can be shut down by two methods: either raise the voltage at ISENSEabove 1 V or pull the COMP terminal below a voltage two diode drops above ground. Either method causes theoutput of the PWM comparator to be high (see Figure 20). The PWM latch is reset dominant so that the outputremains low until the next clock cycle after the shutdown condition at the COMP or ISENSE terminal is removed.In one example, an externally latched shutdown can be accomplished by adding an SCR that resets by cyclingVCC below the lower UVLO threshold. At this point, the reference turns off, allowing the SCR to reset.

Figure 20. Shutdown Techniques

8.3.9 Slope CompensationA fraction of the oscillator ramp can be summed resistively with the current-sense signal to provide slopecompensation for converters requiring duty cycles over 50% (see Figure 21). Note that capacitor CCSF forms afilter with RCSF to suppress the leading-edge switch spikes.


VREF

COMP

CSS

RSS

CCT

VREF

RT/CT

ISENSE

UCx842UCx843

0.1 µF RRT

RRAMP

CCSF

RCSF

RCS

ISENSE


19





Feature Description (continued)

Figure 21. Slope Compensation

8.3.10 Soft StartUpon power up, it is desirable to gradually widen the PWM pulse width starting at zero duty cycle. The UCx84xdevices do not have internal soft-start control, but this can be easily implemented externally with threecomponents. An R/C network is used to provide the time constant to control the error amplifier output. Atransistor is also used to isolate the components from the normal operation of either node. It also minimizes theloading effects on the RT/CT time constant by amplification through the transistors gain.

Figure 22. Soft-Start Circuitry


VREF

RT/CT

CCT

1N4148

2N2907

1 k�

2.7 k�

ISENSE

2N2222

20




Feature Description (continued)8.3.11 Voltage ModeIn duty cycle control (voltage mode), pulse width modulation is attained by comparing the error amplifier output toan artificial ramp. The oscillator timing capacitor CCT is used to generate a sawtooth waveform on both current orvoltage mode ICs. To use the UCx84x in a voltage mode configuration, this sawtooth waveform will be input tothe current sense input, ISENSE, for comparison to the error voltage at the PWM comparator. This sawtooth isused to determine pulse width instead of the actual primary current in this method. Loop compensation is similarto that of voltage mode controllers with subtle differences due to the low output resistance voltage amplifier in theUCx84x as opposed to a transconductance (current) type amplifier used in traditional voltage mode controllers.For further reference on topologies and compensation, consult Closing the Feedback Loop (SLUP068).

Figure 23. Current Mode PWM Used as a Voltage Mode PWM

8.4 Device Functional Modes

8.4.1 Normal OperationDuring normal operating mode, the IC can be used in peak current mode or voltage mode control. When theconverter is operating in peak current mode, the controller regulates the converter's peak current and duty cycle.When the IC is used in voltage mode control, the controller regulates the power converter's duty cycle. Theregulation of the system's peak current and duty cycle can be achieved with the use of the integrated erroramplifier and external feedback circuitry.

8.4.2 UVLO ModeDuring the system start-up, VCC voltage starts to rise from 0 V. Before the VCC voltage reaches itscorresponding turn on threshold, the IC is operating in UVLO mode. In this mode, the VREF pin voltage is notgenerated. When VCC is above 1 V and below the turnon threshold, the VREF pin is actively pulled low througha 5-kΩ resistor. This way, VREF can be used as a logic signal to indicate UVLO mode. If the bias voltage to VCCdrops below the UVLO-off threshold, PWM switching stops and VREF returns to 0 V. The device can berestarted by applying a voltage greater than the UVLO-on threshold to the VCC pin.

http://www.ti.com/product/uc1842?qgpn=uc1842http://www.ti.com/product/uc2842?qgpn=uc2842http://www.ti.com/product/uc3842?qgpn=uc3842http://www.ti.com/product/uc1843?qgpn=uc1843http://www.ti.com/product/uc2843?qgpn=uc2843http://www.ti.com/product/uc3843?qgpn=uc3843http://www.ti.com/product/uc1844?qgpn=uc1844http://www.ti.com/product/uc2844?qgpn=uc2844http://www.ti.com/product/uc3844?qgpn=uc3844http://www.ti.com/product/uc1845?qgpn=uc1845http://www.ti.com/product/uc2845?qgpn=uc2845http://www.ti.com/product/uc3845?qgpn=uc3845http://www.ti.comhttp://www.ti.com/product/uc1842?qgpn=uc1842http://www.ti.com/product/uc2842?qgpn=uc2842http://www.ti.com/product/uc3842?qgpn=uc3842http://www.ti.com/product/uc1843?qgpn=uc1843http://www.ti.com/product/uc2843?qgpn=uc2843http://www.ti.com/product/uc3843?qgpn=uc3843http://www.ti.com/product/uc1844?qgpn=uc1844http://www.ti.com/product/uc2844?qgpn=uc2844http://www.ti.com/product/uc3844?qgpn=uc3844http://www.ti.com/product/uc1845?qgpn=uc1845http://www.ti.com/product/uc2845?qgpn=uc2845http://www.ti.com/product/uc3845?qgpn=uc3845http://www.ti.com/feedbackform/techdocfeedback?litnum=SLUS223F&partnum=UC1842http://www.ti.com/lit/pdf/SLUP068

COMP

VFB

UCx842

ISENSE

RT/CT

1

2

3

4

VREF

VCC

OUTPUT

GROUND

8

7

6

5

0.1 PF

R1

CRTCT

100 N�

5 N

ISENSEAdjust

1 N

E/A

Adjust

4.7 N

4.7 N

0.1 PF

GROUND

1 N�

OUTPUT

VREF

VCC


21





9 Application and Implementation

NOTEInformation in the following applications sections is not part of the TI componentspecification, and TI does not warrant its accuracy or completeness. TI’s customers areresponsible for determining suitability of components for their purposes. Customers shouldvalidate and test their design implementation to confirm system functionality.

9.1 Application InformationThe UCx84x controllers are peak current mode pulse width modulators. These controllers have an onboardamplifier and can be used in isolated and non-isolated power supply design. There is an onboard totem pole gatedriver capable of delivering 1 A of peak current. This is a high-speed PWM capable of operating at switchingfrequencies up to 500 kHz.

9.1.1 Open-Loop Test FixtureThe following application is an open-loop laboratory test fixture. This circuit demonstrates the setup and use ofthe UCx84x devices and their internal circuitry.

In the open-loop laboratory test fixture (see Figure 24), high peak currents associated with loads necessitatecareful grounding techniques. Timing and bypass capacitors should be connected close to the GROUND terminalin a single-point ground. The transistor and 5-kΩ potentiometer sample the oscillator waveform and apply anadjustable ramp to the ISENSE terminal.

Figure 24. Open-Loop Laboratory Test Fixture

9.2 Typical ApplicationA typical application for the UC2842 in an off-line flyback converter is shown in Figure 25. The UC2842 uses aninner current control loop that contains a small current sense resistor which senses the primary inductor currentramp. This current sense resistor transforms the inductor current waveform to a voltage signal that is inputdirectly into the primary side PWM comparator. This inner loop determines the response to input voltagechanges. An outer voltage control loop involves comparing a portion of the output voltage to a reference voltage


VIN = 85 VAC to 265 VAC

DBRIDGE

~

~

+±

CIN180 µF

RSNUB50 k�

CSNUB10 nF

NP NS

NA

DCLAMP

LP =1.5 mHNP:NS = 10NP:NA = 10

COUT2200 µF

VOUT12 V,4 A

DOUT

RVCC22 �DBIAS

1

2

3

4

COMP

VFB

ISENSE

RT/CT 5

6

7

8

GROUND

OUTPUT

VCC

VREF

UC2842

RBLEEDER10 k�

CVREF1 µF

CVCC120 µF

RSTART100 k�

RG10 �

RCS0.75 �

CSS

RSS

CCSF100 pF

RCSF4.2 k�

RPNot Populated

QSW

TL431

RFBU9.53 k�

RFBB2.49 k�

CCOMPz0.01 µF

RCOMPz88.7 k�

10 V

CCOMPp10 nF

RFBG4.99 k�

RLED1.3 k�

ROPTO1 k�

OPTO-COUPLER

RTLbias1 k�

CVCCbp0.1 µF

CRAMP10 nF

RRAMP24.9 k�

RRT15.4 k�

CCT1000 pF

RCOMPp10 k�


22




Typical Application (continued)at the input of an error amplifier. When used in an off-line isolated application, the voltage feedback of theisolated output is accomplished using a secondary-side error amplifier and adjustable voltage reference, such asthe TL431. The error signal crosses the primary to secondary isolation boundary using an opto-isolator whosecollector is connected to the VREF pin and the emitter is connected to VFB. The outer voltage control loopdetermines the response to load changes.

Figure 25. Typical Application Design Example Schematic

9.2.1 Design RequirementsTable 1 illustrates a typical set of performance requirements for an off-line flyback converter capable of providing48 W at 12-V output voltage from a universal AC input. The design uses peak primary current control in acontinuous current mode PWM converter.

Table 1. Performance RequirementsPARAMETER TEST CONDITIONS MIN NOM MAX UNIT

VIN Input Voltage 85 115/230 265 VRMSfLINE Line Frequency 47 50/60 63 HzVOUT Output Voltage IOUT(min) ≤ IOUT ≤ IOUT(max) 11.75 12 12.25 V

VRIPPLEOutput RippleVoltage IOUT(min) ≤ IOUT ≤ IOUT(max) 100 mVpp

IOUT Output Current 0 4 A

fSWSwitchingFrequency 100 kHz

η Efficiency 85%


NPA = NPS ×VOUT

VBIAS

= 10

NPS =VREFLECTED

VOUT= 10.85

� �REFLECTED DS(rated) BULK(max)V 0.8 V 1.3 V 130.2V u � u

VBULK (max ) = ¾2 × VIN (max ) N 375 V

CIN =

2 × PIN × F0.25 + 1N × arcsinF VBULK (min )¾2 × VIN(min )GGk2 × VIN(min )

2 F VBULK (min )2 o × fLINE (min )

23





9.2.2 Detailed Design ProcedureThis procedure outlines the steps to design an off-line universal input continuous current mode (CCM) flybackconverter using the UC2842. See Figure 25 for component names referred to in the design procedure.

9.2.2.1 Input Bulk Capacitor and Minimum Bulk VoltageBulk capacitance may consist of one or more capacitors connected in parallel, often with some inductancebetween them to suppress differential-mode conducted noise. The value of the input capacitor sets the minimumbulk voltage; setting the bulk voltage lower by using minimal input capacitance results in higher peak primarycurrents leading to more stress on the MOSFET switch, the transformer, and the output capacitors. Setting thebulk voltage higher by using a larger input capacitor results in higher peak current from the input source and thecapacitor itself will be physically larger. Compromising between size and component stresses determines theacceptable minimum input voltage. The total required value for the primary-side bulk capacitance, CIN, is selectedbased upon the power level of the converter, POUT, the efficiency target, η, the minimum input voltage, VIN(min),and is chosen to maintain an acceptable minimum bulk voltage level, VBULK(min), using Equation 9.

(9)

In this equation, VIN(min) is the RMS value of the minimum AC input voltage, 85 VRMS, whose minimum linefrequency is denoted as fLINE(min), equal to 47 Hz. Based on the CIN equation, to achieve a minimum bulk voltageof 75 V, assuming 85% converter efficiency, the bulk capacitor should be larger than 126 µF; 180 µF was chosenfor the design, taking into consideration component tolerances and efficiency estimation.

9.2.2.2 Transformer Turns Ratio and Maximum Duty CycleThe transformer design starts with selecting a suitable switching frequency for the given application. The UC2842is capable of switching up to 500 kHz but considerations such as overall converter size, switching losses, coreloss, system compatibility, and interference with communication frequency bands generally determine anoptimum frequency that should be used. For this off-line converter, the switching frequency, fSW, is selected to be110 kHz as a compromise to minimize the transformer size and the EMI filter size, and still have acceptablelosses.

The transformer primary to secondary turns ratio, NPS, can be selected based on the desired MOSFET voltagerating and the secondary diode voltage rating. Because the maximum input voltage is 265 VRMS, the peak bulkinput voltage can be calculated as shown in Equation 10.

(10)

To minimize the cost of the system, a readily available 650-V MOSFET is selected. Derating the maximumvoltage stress on the drain to 80% of its rated value and allowing for a leakage inductance voltage spike of up to30% of the maximum bulk input voltage, the reflected output voltage should be less than 130 V as shown inEquation 11.

(11)

The maximum primary to secondary transformer turns ratio, NPS, for a 12 V output can be selected as

(12)

A turns ratio of NPS = 10 is used in the design example.

The auxiliary winding is used to supply bias voltage to the UC2842. Maintaining the bias voltage above the VCCminimum operating voltage after turn on is required for stabile operation. The minimum VCC operating voltagefor the UC2842 version of the controller is 10 V. The auxiliary winding is selected to support a 12-V bias voltageso that it is above the minimum operating level but still keeps the losses low in the IC. The primary to auxiliaryturns ratio, NPA, can be calculated from Equation 13:

(13)


IPKDIODE= NPS × IPKMOSFET

= 13.634 A

IRMSMOSFET = ¨DMAX 33 × lVBULK (min )LP × fSW p2 F FDMAX 2 × IPKMOSFET × VBULK (min )

LP × fSWG+ kDMAX × IPKMOSFET 2o

IPKMOSFET =PIN

VBULK :min ; ×NPS × VOUT

VBULK :min ; + :NPS × VOUT ;

+ nVBULK (min )2 × Lm

×

NPS × VOUTVBULK :min ; + :NPS × VOUT ;

fSWr

LP =1

2×

kVBULK :min ;o2 × l NPS × VOUTVBULK :min ; + NPS × VOUT p2

0.1 × PIN × fSW

� ��

PS OUT FMAX

BULK(min) PS OUT F

N V VD 0.627

V N V V

u �

� u �

VOUT + VF

VBULK :min ;= l 1

NPS

p × l DMAX1F DMAX p

VDIODE =VBULK :max ;

NPS+ VOUT = 49.5 V

24




The output diode experiences a voltage stress that is equal to the output voltage plus the reflected input voltage:

(14)

To allow for voltage spikes due to ringing, a Schottky diode with a rated blocking voltage of greater than 60 V isrecommended for this design. The forward voltage drop, VF, of this diode is estimated to be equal to 0.6 V

To avoid high peak currents, the flyback conve

UCx84x Current-Mode PWM Controllers · IOUTPUT = Q g ×f SW fOSC = 1.72 R RT × C CT 4 UC1842,...

Documents

Transcript of UCx84x Current-Mode PWM Controllers · IOUTPUT = Q g ×f SW fOSC = 1.72 R RT × C CT 4 UC1842,...