TLD5098EP SEPIC evaluation kit - Infineon

SEPIC evaluation kitTLD5098EP

About this documentProduct description

The TLD5098EP is an AEC qualified DC-DC boost controller, especially designed to drive LEDs.• Built-in diagnosis and protection features• Designed to support multiple topologies such as Boost, Buck, Buck-Boost, SEPIC and FlybackScope and purpose

Scope of this user manual is to provide instructions on the usage of TLD5098EP SEPIC evaluation board.Intended audience

This document is intended for engineers who need to perform measurements and check performances withTLD5098EP SEPIC evaluation board.

Table of contents

About this document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Table of contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2

2 Quick start procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

3 Current adjustment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5

4 Power derating (battery dependent current) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6

5 Cold crank survival circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

6 Schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8

7 PCB layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

8 Bill of material . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

9 Efficiency measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

10 Maximizing efficiency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

11 Minimizing EM emissions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

12 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Disclaimer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

User Manual

User Manual Please read the Important Notice and Warnings at the end of this documentwww.infineon.com 2020-09-17

https://www.infineon.com

1 DescriptionEvaluation board for high power LED application with TLD5098EP product in SEPIC topology.The default configuration of the board is SEPIC topology without any additional features enabled. In thisconfiguration it can deliver up to 21 W to the load with an efficiency above 85%. Auxiliary circuits, which protectthe DC-DC and the load during short to ground, are present.The board is equipped with the following features that are enabled by jumpers:• Output current adjustment trimmer• Power derating circuitry• Cold crank survival circuit (CCSC)

Figure 1 Board picture


1 Description

User Manual 22020-09-17

Figure 2 Simplified schematic

Table 1 Performance summary

Parameter Conditions ValueInput supply voltage Jumper X10 in position 2-3 (CCSC deactivated)

Parameter degradation below 6.5 V8 V to 27 V(Down to 6.5 V for less than 2 s)

Input supply voltage Jumper X10 in position 1-2 (CCSC active) 8 V to 27 V(Down to 3.0 V for less than 2 s)

Output current Jumper X15 open 1 A

Switching frequency VIN = 13.2 V 400 kHz

Efficiency Measured with 7 white standard LEDs 3 V @ 1 Aoutput current

> 85%

Output voltage range Output voltage related to positive input 6 V to 23 V

Output overvoltageprotection

Output voltage related to ground 28 V


1 Description


2 Quick start procedureThe default configuration of the board has all additional features disabled. In this configuration the outputcurrent cannot be adjusted. The PWM signal has to be applied as digital signal on X5 (max. 45 V).Jumpers are populated as follows:

Jumper number Condition MeaningX10 Close 2-3 Disable CCSC

X13 Close 2-1 Disable battery dependent current

The default configuration is depicted below:

Figure 3 Default configuration of the board


2 Quick start procedure


3 Current adjustmentThe output current adjustment can be performed by changing the value of trimmer R15 with a screwdriver,when X13 is closed in position 1-2 and X15 is closed. The output current can vary from 0 to 100% of themaximum output current (in this evaluation board from 0 to 1 A). By removing the X15 jumper the outputcurrent will reach its maximum value. The PWM signal has to be applied as digital signal on X5 (max. 45 V).Jumpers are populated as follows:


X13 Close 2-1 Disable battery dependent current

X15 Closed Adjustable output current

Figure 4 Current adjustment


3 Current adjustment


4 Power derating (battery dependent current)The power derating acts by reducing VSET (and thus the output current) when the battery voltage drops below8 V. It works better when R15 is trimmed to its maximum value. Otherwise a different derating profile is applied.If a different derating profile is needed, R14 has to be changed. The aim is to have 1.6 V on pin SET when thebattery voltage reaches the desired threshold below which the output current must decrease proportionally.R14 can be calculated using:

(1)

R14 = R15 + R16 ⋅ VBATT1.6 − 1

where:• R15 = 10 kΩ• R16 = 560 ΩFor example, if the power derating should start when the battery voltage drops under 12 V, R14 must bereplaced with a 68 kΩ 0603 resistor (please refer to the TLD5098EP datasheets for more information).The PWM signal has to be applied as digital signal on X5 (max. 45 V).Jumpers are populated as follows:


X13 Close 2-3 Enable battery dependent current

X15 Closed Adjustable output current enabled

Figure 5 Power derating


4 Power derating (battery dependent current)


5 Cold crank survival circuitThis feature helps the system to survive LV124 test E11 “severe test pulse”, when the input voltage drops below4.5 V, which is the minimum input voltage for the TLD5098EP. This circuit feeds back the device with the outputvoltage when the input voltage drops. To activate this feature, close X10 in position 1-2. Other settings can beleft as preferred.

Figure 6 Cold crank survival circuit


5 Cold crank survival circuit


6 Schematics

11

22

33

44

55

66

77

88

DD

CC

BB

AA

17/

03/2

020

13

:21

:07

Dat

e:S

heet

ofT

ime:

© I

nfi

neo

n T

ech

nolo

gies

AG

20

19. A

ll R

ights

Res

erve

d.

Au

thor

:Ric

card

o Z

uin

03

-TL

D5

09

8E

P_

SE

PIC

_S

00

_In

pu

t F

ilte

r.S

chD

oc

Infi

neo

n T

ech

no

log

ies

AG

IFI

DC

AT

V B

P

Via

Nic

colo

Tom

mas

eo 6

5b

3513

1 P

ado

va I

taly

S0

0

Tit

le

Siz

e:R

ev.

A3

Doc

um

ent

Nam

e

03-

TL

D5

098

EP

_S

EP

IC_

S0

0_

Inpu

t F

ilte

r.S

chD

oc

Rel

.

RE

L

Var

iant

TL

D50

98

EP

_SE

PIC

[No

Var

iati

ons]

Ap

pro

ved

<A

ppr.

>

SV

N R

evis

ion:

Not

in

ver

sio

n co

ntro

l

GN

D

Ext

erna

l D

imm

ing

1 2

50V

C12

220u

F

GN

D

23

1

Q1

IPD

90P

04P

4L-0

4

R1

10k

GN

DG

ND

Vb

at_F

IL

4A

PI

type

fil

ter.

Sui

tabl

e fo

r sw

itch

ing

freq

uenc

y d

ow

n to

200

kHz

N.M

.50

V

C6

100n

F

GN

DG

ND

GN

D

MP

Z20

12S

101A

TD

25

L2

100R

12

X1

So

lder

Jum

per

2 P

ins

GN

DV

bat

Ext

_D

im

GN

D

12

X2

Sol

der

Jum

per

2 P

ins

12

X4

Sol

der

Jum

per

2 P

ins

50V

C14

470p

F50

V

C1

347

0pF

14

23

AC

M70

V-7

01-

2P

L-T

L00

L3

700

R

Cha

ssis

50V

C31

4.7

uF

50V

C1

10uF

50V

C2

10u

F50

V

C7

10u

F50

V

C8

10

uF

XA

L60

60-1

03M

EB

L1

10u

H

MIN

In

put V

olt

age

(V b

at):

8V

TY

P I

npu

t V

olta

ge

(V b

at):

13,

2V

MA

X I

nput

Vol

tage

(V

bat

): 2

7V

MIN

In

put V

olt

age

(V b

at):

6.5

V (

for

less

th

an 2

s)

1 2

Pho

enix

Con

tact

X3

193

577

6 12

Pho

enix

Con

tact

X5

193

577

6

3 1

NC2

BZX84C10LT1G

D1

10V

Figure 7 Input filter


6 Schematics


11

22

33

44

55

66

77

88

DD

CC

BB

AA

17/

03/2

020

13

:40

:15

Dat

e:S

heet

ofT

ime:

© I

nfi

neo

n T

ech

nolo

gies

AG

20

19. A

ll R

ights

Res

erve

d.

Au

thor

:Ric

card

o Z

uin

04

-TL

D5

09

8E

P_

SE

PIC

_S

00

_M

ain

Po

wer

.Sch

Do

c

Infi

neo

n T

ech

no

log

ies

AG

IFI

DC

AT

V B

P

Via

Nic

colo

Tom

mas

eo 6

5b

3513

1 P

ado

va I

taly

S0

0

Tit

le

Siz

e:R

ev.

A3

Doc

um

ent

Nam

e

04-

TL

D5

098

EP

_S

EP

IC_

S0

0_

Mai

n P

ow

er.S

chD

oc

Rel

.

RE

L

Var

iant

TL

D50

98

EP

_SE

PIC

[No

Var

iati

ons]

Ap

pro

ved

<A

ppr.

>

SV

N R

evis

ion:

Not

in

ver

sio

n co

ntro

l

Vba

t_F

IL

50V

C25

100

nF

GN

D

16V

C2

610

uF

GN

D

IVC

C(5

V)

Vba

t_F

IL

GN

D

Rfr

eq

(400

kH

z)

VS

ET

1 2

X15

TS

M-1

02-0

1-S

-SV

1

2

3

R15

10k

GN

D

IVC

C(5

V)

CurrentAdjust

Op

en:

MA

X C

urre

ntC

lose

d: A

dj.

Cu

rren

tR1

3

22k

R1

656

0R

VS

ET

Set

ou

tput

con

tin

uou

s cu

rren

t

GN

D

C28

100

nF

R12

0R

GN

D

50V

C19

10u

F

GN

D

GN

D

R8

10R

GN

D

0,1

V

1,6

V

PW

R_

Out

GN

D

PW

MO

X9

5001

IVC

C

X1

45

001

VS

ET

GN

D

31

NC

2D

4

BA

S16

31

NC2

D5

BA

S16

Vb

at_F

IL

50V

C30

10u

F

GN

D

CC

SC

CC

SC

Co

ld C

rank

Sur

viva

l C

ircu

it (

CC

SC

)

123X

10

TS

M-1

03-0

1-S

-SVV

bat_

FIL

(3-2

) D

isab

le C

CS

C(1

-2)

Ena

ble

CC

SC

123

X13

TS

M-1

03-0

1-S

-SV

Vba

t_F

IL

(3-2

) E

nab

le V

bat

dep

endi

ng c

urre

nt(1

-2)

Dis

able

V b

at d

epen

din

g c

urre

nt

35V

C29

1uF

GN

DG

ND1

00V

C22

4.7

uF

100

V

C2

14.

7uF

GN

D100V

C2

04.

7uF

OV

FB

> 1

,25

V w

hen

V O

UT

> 2

8V

2 3

1

Q2

IPD

25N

06S

4L-3

0

GN

D

100

V

C15

4.7

uF

100

V

C16

4.7

uF

100

V

C17

4.7

uF

R6

22k

X11

5001

X12

500

1F

BH

FB

L

FB

H

FB

L

50V

C1

810

0nF

GN

D

N.M

.N

.M.

PW

R_O

ut

PW

R_O

ut

R10

1k

31

NC2

D7

BA

S16

IVC

C(5

V)

251

2

R9

18m

R

12

D2

PM

EG

6030

EP,

115

GN

D

R21

1k

R1

4

39k

100V

C2

42.

2nF

2512

R5

4.7

R

1

42

3

B8

247

7D4

223

M00

0

L6

A

22uH

X20

D30

82-0

5G

ND

SW

O2

SW

CS

4

IVC

C1

SG

ND

3

CO

MP

8

PW

MO

5

FB

H6

FB

L7

OV

FB

9

SE

T10

FR

EQ

/SY

NC

11

GN

D12

EN

/PW

MI

13

IN14

EP

15

U1

TL

D50

98E

P

Ext_

Dim

R11

14k

Figure 8 Main power


6 Schematics


11

22

33

44

55

66

77

88

DD

CC

BB

AA

17/

03/2

020

13

:23

:24

Dat

e:S

heet

ofT

ime:

© I

nfi

neo

n T

ech

nolo

gies

AG

20

19. A

ll R

ights

Res

erve

d.

Au

thor

:Ric

card

o Z

uin

05

-TL

D5

09

8E

P_

SE

PIC

_S

00

_O

utp

ut

Sta

ge.

Sch

Do

c

Infi

neo

n T

ech

no

log

ies

AG

IFI

DC

AT

V B

P

Via

Nic

colo

Tom

mas

eo 6

5b

3513

1 P

ado

va I

taly

S0

0

Tit

le

Siz

e:R

ev.

A3

Doc

um

ent

Nam

e

05-

TL

D5

098

EP

_S

EP

IC_

S0

0_

Out

pu

t S

tag

e.S

chD

oc

Rel

.

RE

L

Var

iant

TL

D50

98

EP

_SE

PIC

[No

Var

iati

ons]

Ap

pro

ved

<A

ppr.

>

SV

N R

evis

ion:

Not

in

ver

sio

n co

ntro

l

PW

R_

Out

PW

MO

R2

010

R

GN

D

R18

10k

3 1

NC2

BZ

X8

4C10

LT

1GD6

10V

OU

T L

ED

+ (

6-23V

/ 1

A)

OU

T L

ED

-

GN

D

X17

5001

PW

MO

MP

Z2

012

S10

2AT

D2

5

L5

1kR

MP

Z20

12S

102

AT

D25

L4

1kR

Su

gges

ted

Out

put:

Lig

ht W

hite

LE

Ds

LE

D T

ype

: S

eou

l S

emi W

ICO

P-C

Nu

mbe

r of

LE

Ds

in s

erie

s: 2

-7L

ED

par

t nu

mber

: S

WW

0C

S11

S

FB

H

FB

L

251

2

R17

300

mR

1 2

Pho

enix

Con

tact

X16

1935

776

2

4

1

3

7,8

5,6

Q4

AA

UIR

F7

343Q

R1

98.

2k

Figure 9 Output stage


6 Schematics


7 PCB layout

Figure 10 PCB layout top view

Figure 11 PCB layout bottom view


7 PCB layout


8 Bill of material

Table 2 Bill of material

Designator Value Manufacturer Manufacturer order numberC1, C2, C7, C8, C19, C30 10 uF Murata GCM32EC71H106KA03

C6, C18, C25 100 nF AVX 06035C104K4Z2A

C12 220 uF Panasonic EEEFK1H221P

C13, C14 470 pF Murata GCM1885C1H471JA16

C15, C16, C20, C21 4.7 uF TDK CGA6M3X7S2A475K200AE

C17, C22 4.7 uF TDK CGA6M3X7S2A475K200AE

C24 2.2 nF Murata GCM2165C2A222FA16

C26 10 uF TDK CGA4J1X7S1C106K125AC

C28 100 nF TDK CGA4J2X7R2A104M125AE

C29 1 uF TDK CGA3E1X7R1V105K080AC

C31 4.7 uF Kemet C1210C475K5RACAUTO

D1, D6 10 V ON Semiconductor BZX84C10LT1G

D2 PMEG6030EP,115 Nexperia PMEG6030EP,115

D4, D5, D7 BAS16 Infineon Technologies BAS16

L1 10 uH Coilcraft XAL6060-103MEB

L2 100 Ω @ 100 MHz TDK MPZ2012S101ATD25

L3 TDK ACM70V-701-2PL-TL00

L4, L5 1 kΩ @ 100 MHz TDK MPZ2012S102ATD25

L6 22 uH TDK B82477D4223M000

Q1 IPD90P04P4L-04 Infineon Technologies IPD90P04P4L-04

Q2 IPD25N06S4L-30 Infineon Technologies IPD25N06S4L-30

Q4 AUIRF7343Q Infineon Technologies AUIRF7343Q

R1, R18 10 kΩ Vishay CRCW060310K0FK

R5 4.7 Ω Vishay CRCW25124R70FK

R6 22 kΩ Vishay CRCW080522K0FK

R8, R20 10 Ω Vishay CRCW060310R0FK

R9 18 mΩ Vishay WSL2512R0180FEA18



R12 0 Ω Yageo AC0805JR-070RL



R15 10 kΩ Vishay T93YA103KT20

R16 560 Ω Vishay CRCW0603560RFK

R17 300 mΩ Vishay WSL2512R3000FEA


8 Bill of material


Table 2 Bill of material (continued)

Designator Value Manufacturer Manufacturer order numberR19 8.2 kΩ Vishay CRCW06038K20FK


U1 TLD5098EP Infineon Technologies TLD5098EP

X1, X2, X4 Solder Jumper 2Pins

X3, X5, X16 1935776 Phoenix Contact 1935776

X9, X11, X12, X14, X17 5001 Keystone 5001

X10, X13 TSM-103-01-S-SV Samtec TSM-103-01-S-SV

X15 TSM-102-01-S-SV Samtec TSM-102-01-S-SV

X20 D3082-05 Harwin D3082-05


8 Bill of material


9 Efficiency measurements

Figure 12 Efficiency vs. input voltage

This efficiency performance has been obtained with:

Table 3 Parameters influencing efficiency

Output load: Series of 7 white standard LEDs with Vj ~ 3 V kept cooled with forced air

EMI filter: Totally bypassed by closing the jumpers X1, X2 and X4

CCSC: Off (jumper X10 closed on 2-3)

Current adjustment: Off (jumper X15 left open)

Dimming: 100% D.C.

Power derating: Off (jumper X13 closed on 1-2)

Efficiency performances can be increased, see Chapter 11.


9 Efficiency measurements


10 Maximizing efficiencyThis evaluation board has been designed to reach a fair compromise between efficiency performance and EMemissions compliance.Nevertheless, if the maximum efficiency is needed, the following actions should be considered:1. Remove the snubber circuit consisting of R5 and C24, or choose a lower value for the capacitor C24 (for

example 1 nF)2. Bypass the whole EMI filter by bridging the jumpers X1, X2 and X43. Bypass the output ferrite beads L4 and L54. Replace the main inductor L6 with one that boasts a lower parasitic DC resistance, for example

• TDK model B82477C6223M603• TDK model B82477D6223M603

5. Turn off the CCSC by placing the jumper X10 on position 2-36. Bypass the gate resistor R8


10 Maximizing efficiency


11 Minimizing EM emissionsThis evaluation board has been designed to reach a fair compromise between efficiency performance andconducted EM emissions compliance from 150 kHz to 108 MHz.Nevertheless, if the minimum EM emission is required, the following actions should be considered:1. Choose a higher value for the capacitor C24 (for example 2.7 or 3.3 nF)2. Include the whole EMI filter by removing bridges from the jumpers X1, X2 and X43. Replace the 10 Ω resistor R8 with a higher value such as 22 Ω4. Connect the CHASSIS terminal with a short piece of wire as close as possible to the test ground plane

where the board is placed


11 Minimizing EM emissions


12 Revision historyDocumentversion

Date of release Description of change

Rev. 1.00 2020-09-17 First release related to evalboard S00_P00


12 Revision history


TrademarksAll referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-09-17Published byInfineon Technologies AG81726 Munich, Germany © 2020 Infineon Technologies AGAll Rights Reserved. Do you have a question about anyaspect of this document?Email: [email protected] Document referenceIFX-aje1595336511611

IMPORTANT NOTICEThe information contained in this application note isgiven as a hint for the implementation of the productonly and shall in no event be regarded as a descriptionor warranty of a certain functionality, conditionor quality of the product. Before implementationof the product, the recipient of this applicationnote must verify any function and other technicalinformation given herein in the real application.Infineon Technologies hereby disclaims any and allwarranties and liabilities of any kind (including withoutlimitation warranties of non-infringement of intellectualproperty rights of any third party) with respect to anyand all information given in this application note.

The data contained in this document is exclusivelyintended for technically trained staff. It is theresponsibility of customer’s technical departments toevaluate the suitability of the product for the intendedapplication and the completeness of the productinformation given in this document with respect to suchapplication.

WARNINGSDue to technical requirements products may containdangerous substances. For information on the typesin question please contact your nearest InfineonTechnologies office.Except as otherwise explicitly approved by InfineonTechnologies in a written document signed byauthorized representatives of Infineon Technologies,Infineon Technologies’ products may not be used inany applications where a failure of the product orany consequences of the use thereof can reasonablybe expected to result in personal injury.

mailto:[email protected]

TLD5098EP SEPIC evaluation kit - Infineon

Documents

Transcript of TLD5098EP SEPIC evaluation kit - Infineon