Thermal-Driven 3D Floorplanning using Localized TSV Placement
-
Upload
consuelo-azura -
Category
Documents
-
view
66 -
download
0
description
Transcript of Thermal-Driven 3D Floorplanning using Localized TSV Placement
![Page 1: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/1.jpg)
Thermal-Driven 3D Floorplanning using Localized TSV Placement
Puskar Budhathoki, Andreas Henschel and Ibrahim (Abe) M. Elfadely
IC Design & Technology (ICICDT), 2014
![Page 2: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/2.jpg)
I. INTRODUCTION II. MOTIVATION III. PROBLEM FORMULATION IV. METHODOLOGY V. RESULT AND DISCUSSION VI. CONCLUSIONS
![Page 3: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/3.jpg)
INTRODUCTION The complexity of physical design increases
with the exponential growth of circuit. 3D integration technology is a promising
technique to boost performance and reduce wirelength.
However, the critical challenge in 3D IC is thermal management.
![Page 4: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/4.jpg)
MOTIVATION Goplen et al [6] indicates that thermal TSVs
constitute an important path for vertical heat flow.
Lee et al [7] studies arrangement of thermal TSVs in multichip modules packaging and found that heat removal is directly proportional to the size of thermal via islands
![Page 5: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/5.jpg)
PROBLEM FORMULATION
multi-objective optimization problem, minimizing the occupied area of the floorplan (A), total wirelength (w) and number of signal TSVs ()
![Page 6: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/6.jpg)
METHODOLOGY Placement of thermal TSVs considers both
thermal effect as well as area impact of thermal TSVs.
![Page 7: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/7.jpg)
design flow
![Page 8: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/8.jpg)
A. Floorplanning A very recent CBL based floorplanning tool
(Corblivar [9]) is employed as floorplanning module which accounts for optimization of chip area, wirelength, and interconnects as well.
![Page 9: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/9.jpg)
B. Floorplanning/Thermal Management Interface This module converts CBL tuples and global
alignment sequence into Cartesian coordinates and generates an output format readable by the thermal simulation module.
![Page 10: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/10.jpg)
C. Thermal Simulation The HotSpot extension tool presented in [10]
allows modeling of thermal TSVs with related thermal resistivity and specific heat capacity values in specified (delimited) regions.
![Page 11: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/11.jpg)
D. Thermal Constraint Assessment and TSV Placement An iterative greedy approach is used in a grid
cell having maximum temperature and thermal TSVs are placed in passive substrate and bonding layer until the maximum temperature of each grid cell is below the predefined target temperature.
![Page 12: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/12.jpg)
is the previous conductivity of the grid cell, is the current temperature and is the target maximum temperature of the whole package chip.
is the maximum allowable TSV density in each grid cell, c is a user specified constant and is the thermal conductivity of TSVs.
![Page 13: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/13.jpg)
RESULT AND DISCUSSION
![Page 14: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/14.jpg)
RESULT AND DISCUSSION
![Page 15: Thermal-Driven 3D Floorplanning using Localized TSV Placement](https://reader036.fdocuments.in/reader036/viewer/2022062300/56812c44550346895d90c90d/html5/thumbnails/15.jpg)
CONCLUSIONS Experimental results show that our approach
can optimize interconnect wirelength, chip area, number of TSV and hotspot temperatures simultaneously.