T305 block ii_part1_toturial6

54
Arab Open University-Lebano n Tutorial 6 1 T305: DIGITAL COMMUNICATIONS T305: Digital Communications Block II – Part I - Synchronous Digital Hierarchy

description

 

Transcript of T305 block ii_part1_toturial6

Page 1: T305 block ii_part1_toturial6

Arab Open University-Lebanon Tutorial 6

1

T305: DIGITAL COMMUNICATIONS

T305: Digital Communications

Block II – Part I - Synchronous Digital Hierarchy

Page 2: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

2Arab Open University-Lebanon Tutorial 6

Introduction

Topic 1: Network DesignTopic 2: Synchronization – Keeping in TimeTopic 3: PerformanceTopic 4: SonetTopic 5: Management of NetworksTopic 6: Preparation for Next Tutorial

Page 3: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

3Arab Open University-Lebanon Tutorial 6

Topic 1: Network Design

The functionality of the SDH hierarchy can be realized with four types of functional units, called network elements, which can in turn be physically realized as equipment.

Page 4: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

4Arab Open University-Lebanon Tutorial 6

Topic 1: Network Design

The multiplexer translates STM-1 signals into STM-4, STM-16 or STM-64. Higher-order and lower-order VCs may be assembled directly into an STM-n, or STM-1 to STM-n conversion can be carried out. A multiplexer also carries out demultiplexing in the opposite direction of transmission. Regenerators are connected in the transmission path between multiplexers and operate at the same bit-rate as the multiplex.

Page 5: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

5Arab Open University-Lebanon Tutorial 6

Topic 1: Network Design

Add/drop multiplexers (ADMs) and digital cross-connects (DXCs) carry out a switching function. Both utilize the synchronous nature of SDH, together with the pointer mechanism, to switch virtual containers. Cross-connects are large network elements that have both SDH and PDH interfaces, and can make a large number of switching connections (cross-connects) between these interfaces. An add/drop will have fewer interfaces and will ‘drop out’ a VC which can then be replaced (add) with another VC.

Page 6: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

6Arab Open University-Lebanon Tutorial 6

The interconnection of these four elements allows for a flexible network architecture as shown below.

Page 7: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

7Arab Open University-Lebanon Tutorial 6

Topic 1: Network Design

Three VC-12s are grouped in a VC-4, which is in turn multiplexed with other STM-1s, one of which is remote, into an STM-4. This is connected via regenerators to a cross-connect. Utilizing the AU and TU pointers, the cross-connect is able to connect VC-12(b) and VC-12(c) to one STM-1 (vertical branch), and VC-12(a) into an STM-4 (horizontal branch), which then terminates on an STM-4 multiplexer. VC-12(b) is add/dropped at an intermediate point (ADM), and VC12(c) carries on to the end of the mux link.

Page 8: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

8Arab Open University-Lebanon Tutorial 6

Question 1

A PDH network could have provided a similar capacity as the STM-1, using 140 Mbit/s. If we have to “add/drop” 2Mbits PDH at ADMs how many multiplexer we would need.?

2/8, 8/34 and 34/140 a full path is needed.

Page 9: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

9Arab Open University-Lebanon Tutorial 6

The ability to break out paths without full de-multiplexing and re-multiplexing, using either add/drop or cross-connection, is a very important feature of SDH which allows networks to be easily configured to meet the needs of clients.

Page 10: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

10Arab Open University-Lebanon Tutorial 6

Topic 1: Network Design

In (a), STM-1 line systems provide connectivity between two terminal multiplexers and two add/drop multiplexers. Path connections, at each add/drop, are shown at VC-12. VCs can be dropped out of the STM-1 frame at each of the intermediate (add/drop) nodes. Similarly, other VCs can be added in their place; however the total capacity of the path at any point cannot be greater than the STM-1 payload and a VC-12 can only be added into a vacant position.A ring configuration (b) can be constructed by joining the two terminal multiplexers together, and replacing them with ADMs. Access to and from the ring is via the add/drop capability of each ADM.

Page 11: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

11Arab Open University-Lebanon Tutorial 6

Add/Drop ringsA common way of recording quality of service, for communication networks, is to measure the percentage of time that a service is available; this is called availability: availability (%) =(time available 100%) / total time Question 5.2 (p40)

Page 12: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

12Arab Open University-Lebanon Tutorial 6

Add/Drop rings

The availability of a path through an SDH network is dependent upon the combined reliability of all the components that make up that path. Design of equipment can reduce the frequency of failure through improvements in reliability. An add/drop ring is a configuration that can restore service, without manual intervention, in the event of a failure in any part of the ring. Full restoration of service can be achieved in a few milliseconds in most circumstances.

Page 13: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

13Arab Open University-Lebanon Tutorial 6

Add/Drop rings

The repair to the ring failure can be carried out using normal procedures with less urgency. For this reason, SDH ring configurations are often referred to as self-healing as shown below. In (a), connectivity is provided between node A and node C by fibre-optic cables. Under normal conditions the traffic is duplicated and passes around the entire ring, in opposite directions, on both the traffic and standby fibres. It is only the switching position at A and C that determines that the traffic is added and dropped from the ring.

Page 14: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

14Arab Open University-Lebanon Tutorial 6

Add/Drop rings

(b) shows what happens in the event of a break in the ring. Immediate switching actions at C allow the traffic, that was previously passing on the traffic fibre, to be picked up from the standby fibre. The unavailable time is determined by the actions necessary to detect the failure and activate the standby switching.

Page 15: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

15Arab Open University-Lebanon Tutorial 6

Digital cross-connects

A digital cross-connect (DXC) provides the control and switching architecture to allow large numbers of paths to be interconnected at points of high traffic density. Unlike the add/drop it will normally be used as a node in the network rather than in a ring configuration.

Page 16: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

16Arab Open University-Lebanon Tutorial 6

ArchitectureThe abstract view is shown in (a).

At this level all users see a network that is characterized by the service they are using.

A telephone user will see a phone network and an Internet user an Internet network, even if they are accessing the services via the same telephone line.

Page 17: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

17Arab Open University-Lebanon Tutorial 6

Architecture(b) shows two sub-networks, and (c) shows that one of these is itself supported by two other sub-networks

Page 18: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

18Arab Open University-Lebanon Tutorial 6

ArchitectureAn alternative way of looking at the whole network is shown below. The most important additional information is the links between the networks, for both the inter-layer (up and down) and intra-layer (across) connections. With these connections shown it can be seen that Smith’s telephone call to Jones can only be completed through a final connection at layer z.The decomposition, which is referred to as partitioning, allows network designers to start at the service layer and gradually implement the required functionality of the services through combinations of networks and sub-networks, with the ultimate realization of the design in network elements (equipment).

Page 19: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

19Arab Open University-Lebanon Tutorial 6

Architecture

Page 20: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

20Arab Open University-Lebanon Tutorial 6

Questions

List four SDH network elements.A VC-4 and VC-12 can be said to have a client-server relation ship. Which is which, and Why?

Multiplexer, add/drop, cross-connect and regenerator.

A VC-12 can be transported as part of a VC-4. In this case the VC-4 is the server and VC-12 is the client.

Page 21: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

21Arab Open University-Lebanon Tutorial 6

Architecture

SummarySDH networks can be built using four types of network element: multiplexers, regenerators, add/drops (ADMs) and digital cross-connects (DXCs)The connection of ADMs in a ring configuration provides a flexible method of providing service which can also offer improvement in availability.Network architecture is important when looking at complex networks. Different views of the network can be taken, each with different levels of complexity.

Page 22: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

22Arab Open University-Lebanon Tutorial 6

Topic 2: Synchronization – Keeping in TimeTwo SDH networks, A and B, each running from a separate clock, with an STM-1 line system connecting the two are shown below

Fig. Two separately timed networks

Page 23: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

23Arab Open University-Lebanon Tutorial 6

Question

Two STM-1 signals are supposed to be synchronized. If one signal is exactly one bit behind the other, what the difference in time between each signal?STM- bit rate is 155.52 Mbit/s = 155520000 bits/sTime to transmit one bit is = 1/ 155520000 s= 6.43 n.s

Page 24: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

24Arab Open University-Lebanon Tutorial 6

Question

The clock sources of PDH were expressed in parts per million (ppm). Express 10-11 in ppm.The accuracy of 10 -11 means that there a maximum deviation of one part every 10 11, which is equivalent to 0.00001 ppm. SDH clocks are of a much greater accuracy than PDH.

Page 25: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

25Arab Open University-Lebanon Tutorial 6

Topic 2: Synchronization – Keeping in Time

Assume that the clock in network A is running more slowly than the clock in B by a very small amount. The consequence of this variation, at the interface (I), is shown below, where (a) shows the signal generated in network A together with pulses generated from the clock in A, and (b) shows the same signal with the clock pulse from network B superimposed.

Fig. Clock drift.

Page 26: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

26Arab Open University-Lebanon Tutorial 6

Topic 2: Synchronization – Keeping in Time

Notice that the two sets of pulses are drifting apart as the difference between the two clocks accumulates. If the signal were ‘read’ using the clock from network B then eventually the clock would drift across a 1/0 boundary and the data content would be corrupted. Buffers are used at the interface (I) to control the differences.

Page 27: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

27Arab Open University-Lebanon Tutorial 6

buffer

A buffer is a common storage device used in time division multiplexing. Data is ‘written’ into a buffer at the incoming signal rate and ‘read out’ at a rate determined by a local clock. The storage capacity of a buffer is chosen to accommodate short-term timing variations between reading and writing.

Page 28: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

28Arab Open University-Lebanon Tutorial 6

Topic 2: Synchronization – Keeping in TimeA hypothetical buffering arrangement is shown below. The data signal, from network A (STM-1), enters the diagram on the left-hand side where the timing content of the signal is extracted. This is necessary as the data can only be accurately read into the buffer using a clock having the same frequency as the one with which it was generated

Fig. Buffer operation

Page 29: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

29Arab Open University-Lebanon Tutorial 6

Question

A 155.52 Mbit/s link connects two networks, as shown in the previous slide. The timing of the received STM-1 varies by 10 -11 from the clock in the adjacent network. What is the time interval between byte slip?155.52 *10 6 bits received in 1 second.A variation of 10 -11 will result in a bit lip in very 10 11 bits.Therefore, it will take 10 11/155.52*10 6 s fro one bit slip:10 11/155.52*10 6=643 seconds

Page 30: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

30Arab Open University-Lebanon Tutorial 6

Topic 2: Synchronization – Keeping in TimeThe derived clock is used to write the data into the buffer. Once the data is stored in the buffer it can be read out using a clock that is synchronized to network B. However, using a buffer does not eliminate the timing variation, and in this example the slower-running clock in network A will result in the buffer emptying. The size of the buffer and the timing difference determine how quickly the buffer will empty, or fill if the clock in A is faster than B.

Page 31: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

31Arab Open University-Lebanon Tutorial 6

Question

What would be the typical delay of a 155.52 Mbit/s signal that is passed through a buffer which delays the signal for 8 Bits?Aggregate delay is 8 bits.One bit delay is at 1/155.52*106=6.4*10-9 secondsSo 8 bit delay=0.05Micro second

Page 32: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

32Arab Open University-Lebanon Tutorial 6

Synchronization – how timing is distributed

An SDH network is supported with a clock source with an accuracy of 10-11. Each network has a hierarchy of clocks which distribute timing signals to main nodes in that SDH network.The tree arrangement below shows how timing is distributed from the primary reference clock (PRC) to a series of slave clocks. The slave clocks operate to an accuracy less than that of the PRC.

Fig. Inter-station Synchronization.

Page 33: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

33Arab Open University-Lebanon Tutorial 6

A star configuration is used to distribute the timing source within a telecommunications station (single building). NE stands for network element.

Fig. Intra-station Synchronization

Synchronization – how timing is distributed

Page 34: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

34Arab Open University-Lebanon Tutorial 6

Pointer operation – controlled slips

A hypothetical STM-4 multiplex is shown below. The timing of the STM-4 frame is generated by byte-interleaving four VC-4s, each contained within an STM-1 frame, into a single STM-4. The STM-4 multiplex is timed from an intra-station clock source. The timing of the STM-1 signals will depend upon their origin. Of the four in this example, three – (a), (b) and (c) – originate within the same station as the STM-4; the fourth (d) comes into the station on an STM-1 line system.

Page 35: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

35Arab Open University-Lebanon Tutorial 6

Pointer operation – controlled slips

Fig. Pointer timing – STM-1 to STM-4

Page 36: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

36Arab Open University-Lebanon Tutorial 6

If the timing of the fourth tributary is at variance, within the tolerances enforced by the synchronization network, then over a given period of time the reference clock that is used by the STM-4 will ‘drift’ apart from the STM-1 signal on that tributary, with a resultant emptying (or filling) of the buffer, as shown for VC-4(d).

Pointer operation – controlled slips

Page 37: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

37Arab Open University-Lebanon Tutorial 6

As the buffer approaches its lower limit the STM-4 makes a pointer adjustment to the location of VC-4(d). This is shown as frame n + 1 at the output of the STM-4, where it can be seen that the relative phases of VC-4(a–c) have remained unchanged while VC-4(d) has changed by three bytes.In practice clocks will tend to drift, within the limits of their specification, so that the variation between any two clocks is constantly shifting. This drift tends to be gradual, over a relatively long time period, and is referred to as wander.

Pointer operation – controlled slips

Page 38: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

38Arab Open University-Lebanon Tutorial 6

JitterJitter is a term used to describe the phase variation (in the time domain) of a digital signal from its normal, or ideal, time position. Figure below shows the normal (reference) position of a pulse train and a continually changing, jittered, train; the vertical dashed lines represent a clock signal.

Fig. Jitter.

Page 39: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

39Arab Open University-Lebanon Tutorial 6

Jitter

The reference signal, which could be a bit-stream transmitted over an SDH network, is timed using a clock pulse that corresponds to the centre of every pulse. The jittered signal, which could be the same bit-stream after it has been transported across an SDH network, has pulses that do not line up with the clock. If this clock is used to read the digital signal it will miss the fifth pulse completely, and an error will occur as a ‘0’ will be decoded and not a ‘1’ as transmitted.

Page 40: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

40Arab Open University-Lebanon Tutorial 6

JitterThe mechanisms of jitter are illustrated below.

Page 41: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

41Arab Open University-Lebanon Tutorial 6

Synchronization – how timing is distributed

SummaryBit and frame synchronization are necessary in SDH.Timing variations are inherent in any system that transmits over any significant distance.SDH networks need to have source clocks of a very high standard. This can result in a complex network of distribution.Buffers, together with pointer adjustments, are used to absorb timing variations between different VCs.Buffering introduces fixed delay into the network. In SDH this is kept to a minimum by using small buffers.Jitter describes the change in phase of a signal from its ideal time position. Excessive jitter can cause errors and slips.

Page 42: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

42Arab Open University-Lebanon Tutorial 6

Topic 3: Performance

Consider a signal entering a transmission system to be a known sequence of 100 bits, with two bits in error at the distant end. It is now possible to record the error rate of this path as 2 errors in 100 bits, or express it as a ratio of 2 10-2. An error ratio is commonly referred to as bit error ratio: number of bits in error bit error ratio (BER) = -------------------------- total number of bits

Page 43: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

43Arab Open University-Lebanon Tutorial 6

Topic 3: PerformanceIn practice, an error rate would be calculated over a much longer sequence of bits. For example, if error measurements were made on a 155 Mbit/s signal then there would be a sequence of 155 million bits in one second. Typically, a signal at 155 Mbit/s may be measured over a period of one day or even one month. Such long periods would be necessary because very few errors occur with the very high performance of modern transmission systems.For a modern optical transmission system, a BER of 10-3 is regarded as failure, 10-6 is acceptable, and better than 10-8 is what would normally be expected. SDH overcomes the ‘known’ signal problem by performing bit-interleaved parity (BIP) checks on each frame.

Page 44: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

44Arab Open University-Lebanon Tutorial 6

Bit-Interleaved parity (BIP)

The frame is divided into blocks of bits which can be organized in a column as shown below. This allows for a certain type of check known as a parity check to be carried out. Each column has an extra bit added, the value of which (0 or 1) is chosen so that the total number of 1s in that column, including the extra bit, is an even number. This is known as even parity.

Page 45: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

45Arab Open University-Lebanon Tutorial 6

Bit-Interleaved parity (BIP)

Fig. Bit-interleaved parity.

Page 46: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

46Arab Open University-Lebanon Tutorial 6

Bit-Interleaved parity (BIP)

An even parity check is carried out on each column, and the result (11000111 in this case) is inserted in the overhead of the frame immediately following the one upon which the calculation was carried out.The parity check is repeated at the receiving end of the transmission path, where the result is compared with the result sent in the overhead. If the results of the two calculations are the same the block is recorded as error-free; if not, a block error event is

Page 47: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

47Arab Open University-Lebanon Tutorial 6

Question

Calculate the block size for one frame of VC-4?

For a VC-4 the BIP information is calculated on the entire VC-4, which is a block of 261 by 9 bytes:261*9*8=18792 bits.

Page 48: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

48Arab Open University-Lebanon Tutorial 6

Error performance

The following error performance events are based upon ITU-T Recommendation G.826:errored block (EB) – a block in which one or more bits are in error.errored second (ES) – a 1 second period with one or more errored blocks (includes severely errored seconds during available time).severely errored second (SES) – a 1 second period that contains 30% or more errored blocks .background block error (BBE) – an EB in available time not occurring as part of an SES.

Page 49: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

49Arab Open University-Lebanon Tutorial 6

Error performance

ES ratio (ESR) – the ratio of ES to total seconds in available time.SES ratio (SESR) – the ratio of SES to total seconds in available time.BBE ratio (BBER) – the ratio of EB to total blocks, excluding SES and unavailable time.unavailable time – unavailable time commences at the start of a block of ten consecutive SESs, and finishes at the start of a block of ten consecutive seconds, each of which is not an SES.unavailable time = total time - available time

Page 50: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

50Arab Open University-Lebanon Tutorial 6

Topic 3: Performance

SummaryPerformance measures can be divided between loss of signal and degradation measures.SDH uses bit-interleaved parity (BIP ) to measure block errors.From the block error result it is possible to derive a range of parameters that include errored blocks (EBs), severely errored seconds (SESs) and unavailable time.

Page 51: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

51Arab Open University-Lebanon Tutorial 6

Topic 4: Sonet

Synchronous optical network, known as SONET, is the standard for synchronous operation used in North America, and is defined by the ANSI T1 (American National Standards Institute – Telecommunication 1). As SDH is the internationally defined standard, SONET is technically a subset of SDH. In practice SONET and SDH share many common principles of operation and architectural concepts; in fact the SDH standard developed out of the early work on SONET, and the development of both standards was undertaken with due consideration for the other. A comparison of the transmission rates is given in Table below.

Page 52: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

52Arab Open University-Lebanon Tutorial 6

Topic 4: Sonet

Page 53: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

53Arab Open University-Lebanon Tutorial 6

Topic 5: Management of Networks

SDH has three features which make it suitable for management:It has dedicated overhead which can provide information to the manager.The add/drop and cross-connect functions enable network changes to be carried out at the command of the manager.The data communication channel (DCC) provides the necessary communication between the manager and SDH.Because these features are built into its architecture, SDH is well placed to operate within a managed environment.

Page 54: T305 block ii_part1_toturial6

T305: DIGITAL COMMUNICATIONS

54Arab Open University-Lebanon Tutorial 6

Topic 6: Preparation for Next Tutorial

Please be inform that they have to do the following activities before coming to the next tutorial:Overview the Contents of Block 2 Modeling Activities: Probability and Reliability.