ST7: Block Diagram

34
Sistemi Elettronici Programmabili 13-1 MULTI OSC + CLOCK FILTER LVD POWER SUPPLY CONTROL 8 BIT CORE ALU PROGRAM MEMORY RAM I 2 C PORT A SPI PORT B 16-BIT TIMER A PORT C 8-BIT ADC 16-BIT TIMER B WATCHDOG INTERNAL CLOCK A D D R E S S A N D D A T A B U S OSC1 OSC2 VDD VSS nRESET PA7..0 (8 bits) PB7..0 (8 bits) PC5..0 (6 bits) ST7: Block Diagram

description

ST7: Block Diagram. INTERNAL CLOCK. MULTI OSC + CLOCK FILTER. I 2 C. OSC1. PA7..0 (8 bits). OSC2. PORT A. LVD. VDD. POWER SUPPLY. SPI. VSS. PORT B. PB7..0 (8 bits). CONTROL 8 BIT CORE ALU. nRESET. ADDRESS AND DATA BUS. 16-BIT TIMER A. PORT C. PROGRAM MEMORY. PC5..0 - PowerPoint PPT Presentation

Transcript of ST7: Block Diagram

Page 1: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-1

MULTI OSC+

CLOCK FILTER

LVD

POWERSUPPLY

CONTROL

8 BIT COREALU

PROGRAM MEMORY

RAM

I2C

PORT A

SPI

PORT B

16-BIT TIMER A

PORT C

8-BIT ADC

16-BIT TIMER B

WATCHDOG

INTERNALCLOCK

AD

DR

ES

S A

ND

DA

TA

BU

S

OSC1

OSC2

VDD

VSS

nRESET

PA7..0(8 bits)

PB7..0(8 bits)

PC5..0(6 bits)

ST7: Block Diagram

Page 2: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-2

ST72254 - Package

Page 3: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-3

ST72254 Memory Map

Page 4: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-4

ST72254 – Interrupt Vector

Page 5: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-5

ST

7225

4 R

egis

ters

(1)

Page 6: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-6

ST

7225

4 R

egis

ters

(2)

Page 7: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-7

ST72254 Registers (IO)

Page 8: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-8

ST72254 Registers (Timer)

Page 9: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-9

ST72254 Registers (ADC)

Page 10: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-10

IO P

ort

: B

lock

Dia

gra

m

Page 11: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-11

IO Port Configurations - Input

Page 12: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-12

IO Port Configurations – Output Opendrain

Page 13: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-13

IO Port Configurations – Output Push Pull

Page 14: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-14

IO Port: Registers

Page 15: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-15

ADC: Overview (1)

• 8-BIT SUCCESSIVE APPROXIMATIONS CONVERTER WITH UP TO 8

ANALOG CHANNELS

• FEATURE :

– Accuracy : 1 LSB

– Total Unajusted Error MAX : 1 LSB

– Conversion time : 24 CPU cycle ie 3µs at full speed (8MHz)

• FLAGS

– COCO : end of conversion (Status flag)

– ADON : ADC on/off bit (to reduce power consumption)

Page 16: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-16

ADC: Overview (2)

• LOW CONSUMPTION MODES– Wait mode doesn't affect the ADC– Halt mode stops the ADC.

• HARDWARE– ST72334 and ST725xx : Vdda and Vssa must be connected

externally respectivelly to Vdd and Vss through decoupling capacitors.

– ST72254 : connection done internally

• RATIOMETRIC In the Functionnal Range– If analog voltage input > Vdd :

converted result = FFh (no overflow indication)– If analog voltage input < Vss :

converted result = 00h (no underflow indication)

Page 17: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-17

ADC: Block Diagram

Page 18: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-18

ADC: Registers

Page 19: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-19

Tim

er:

Blo

ck D

iag

ram

Page 20: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-20

Tim

er:

Blo

ck D

iag

ram

(H

)

Page 21: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-21

Tim

er:

Blo

ck D

iag

ram

(L

)

Page 22: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-22

Tim

er:

Rea

d S

equ

ence

Page 23: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-23

Tim

er:

Inp

ut

Cap

ture

Page 24: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-24

Tim

er:

Ou

tpu

t C

om

par

e

Page 25: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-25

TIMER: PWM Mode

• Automatic generation of a Pulse Width Modulated signal

• Period &pulse lenght set by software: – The first Output Compare Register OC1R contains the length of

the pulse– The second Output Compare Register OCR2 contains the period

of the pulse

• Resolution up to 100 steps at 20 KHz (fCPU =4 MHz): 1% of accuracy on the duty cycle

t

T

Page 26: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-26

Timer: PWM Flow

When the free running counter reaches

OC2R register value

When the free running counter reaches

OC1R register value

Free running counter is initialized to FFFCh

OLVL2 bit level is applied on the OCMP1 pin

ICF1 bit is set

OLVL1 bit level is applied on the OCMP1 pin

Page 27: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-27

Timer: PWM Counter

OCMP1 Ouput Compare pinTimer output

FFFFh

Compare 1

0000h

Compare 2

FFFCh

Ttimer × 65535Tmax =

OLVL1=0

OLVL2= 1

FREE RUNNING COUNTER VALUE

time

time

Page 28: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-28

Tim

er:

CR

1

Page 29: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-29

Tim

er:

CR

2

Page 30: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-30

Tim

er:

SR

Page 31: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-31

Schmitt Trigger: Caratteristica Inverter

Sistemi Elettronici Programmabili 13-31t

t

Vin

Vout

Page 32: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-32

Schmitt Trigger: Caratteristica

Vin

Vout

Page 33: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-33

Schmitt Trigger: Inverter - Commutazioni Spurie

t

t

Vin

Vout

Page 34: ST7: Block Diagram

Sistemi Elettronici Programmabili 13-34

Schmitt Trigger: Commutazione

t

t

Vin

Vout