SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis...
Transcript of SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis...
![Page 1: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/1.jpg)
SOI EDA/IP OverviewJon Cheek
Executive Director
SOI Industry Consortium
![Page 2: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/2.jpg)
SOI EDA/IP Overview
Apr/9, 2019 Silicon Valley Symposium 2
Substrates
Supply Chain & Eco-system
Technology
Foundry
EDA & IP
✓
✓
✓
![Page 3: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/3.jpg)
© 2018 Cadence Design Systems, Inc. All rights reserved.3
Design Capabilities 22FDX 28FDS
Logic Simulation (Incisive®)
Dig
ital Im
ple
menta
tion a
nd S
ignoff
(RT
L to G
DS
)
Synthesis (Genus™)
Power Analysis (Joules™)
Test (Modus)
Place and Route (Innovus™)
Timing Analysis (Tempus™)
Extraction (Quantus™)
EM/IR Analysis (Voltus™)
Physical Verification (PVS)
Litho Physical Analysis (DFM/LPA)
Litho Electrical Analysis (DFM/LEA)
Chemical Mechanical Polishing (DFM/CMP)
Custo
m a
nd A
nalo
g
Desig
n
Schematic Editing (Virtuoso® VSE)
Analog Design Environment (Virtuoso ADE)
Layout System (Virtuoso VLS)
Circuit Simulation (Spectre® APS/XLS)
Electrically Aware Design (EAD)
EM/IR Analysis (Voltus-Fi)
Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS
Certified
Enabled
Recent CES demos on 22FDX: Vision Processing;
Artificial Intelligence: Image Classification – Pedestrian
and Gender Detection
• NXP-Cadence-Samsung Foundry
28 FDS
• i.MX product line multiple tapeouts
• Cadence EDA Digital and Custom
tools, DIP and Tensilica HiFi 4 DSP
![Page 4: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/4.jpg)
Silvaco Modeling
Apr/9, 2019 Silicon Valley Symposium 4
![Page 5: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/5.jpg)
Apr/9, 2019 Silicon Valley Symposium 5
![Page 6: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/6.jpg)
Apr/9, 2019 Silicon Valley Symposium 6
![Page 7: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/7.jpg)
Apr/9, 2019 Silicon Valley Symposium 7
![Page 8: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/8.jpg)
Apr/9, 2019 Silicon Valley Symposium 8
![Page 9: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/9.jpg)
Apr/9, 2019 Silicon Valley Symposium 9
![Page 10: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/10.jpg)
Apr/9, 2019 Silicon Valley Symposium 10
![Page 11: SOI EDA/IP Overviewsoiconsortium.eu/wp-content/uploads/2019/03/EDA-and-IP...EM/IR Analysis (Voltus-Fi) Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS Certified Enabled](https://reader034.fdocuments.in/reader034/viewer/2022043010/5fa2ab185055bb4f8a1e0ff5/html5/thumbnails/11.jpg)
SOI Industry Consortium
Apr/9, 2019 Silicon Valley Symposium 11