S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital...

55
1 INDEX S.NO CONTENTS PAGE NO. 1. Institute Vision & Mission 2-3 2. Department Vision & Mission 4-5 3. Program Educational Objectives, Program Outcomes&Program Specific Outcomes 6-9 4. Academic Calendar 10 5. Co-Circular Activities 11 6. Class Time Table 12 7. Course Structure 13 8. VLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar System 33-43 12. Optical Communications 44-50 13. Computer Networks 51-55

Transcript of S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital...

Page 1: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

1

INDEX

S.NO CONTENTS PAGE NO. 1. Institute Vision & Mission 2-3

2. Department Vision & Mission 4-5

3. Program Educational Objectives, Program

Outcomes&Program Specific Outcomes

6-9

4. Academic Calendar 10

5. Co-Circular Activities 11

6. Class Time Table 12

7. Course Structure 13

8. VLSI Design 15-19

9. Digital Image Processing 20-26

10. Computer Architecture and organization 27-32

11. Radar System 33-43

12. Optical Communications 44-50

13. Computer Networks 51-55

Page 2: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

2

INSTITUTE

VISION & MISSION

Page 3: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

3

INSTITUTE VISION and MISSION

VISION

To be a premier technological institute striving for

excellence with global perspective and commitment to

the nation.

MISSION

To produce engineering graduates of professional

quality and global perspective through Learner

Centric Education.

To establish linkages with government, industry

and research laboratories to promote R&D

activities and to disseminate innovations.

To create an eco-system in the institute that leads

to holistic development and ability for life-long

learning.

Page 4: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

4

Department

VISION & MISSION

Page 5: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

5

Vision

To develop the department into a centre of

excellence and produce high quality, technically

competent and responsible Electronics and

communication engineers

Mission

To create a learner centric environment that

promotes the intellectual growth of the students..

To develop linkages with R & D organizations and

educational institutions for excellence in teaching,

learning and consultancy practices..

To build the student community with high ethical

standards.

Page 6: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

6

PROGRAM EDUCATIONAL

OBJECTIVES, PROGRAM OUTCOMES&

PROGRAM specific

OUTCOMES

Page 7: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

7

Program educational objectives

Graduates of this program will be able to:

PEO 1: Have successful career in the field of Electronics &

Communication Engineering.

PEO 2: Design products for societal needs.

PEO 3: Demonstrate their abilities to support service activities

with due consideration for ethics and human values.

PROGRAM SPECIFIC OUTCOMEs

A graduate of the Electronics and Communication

Engineering Program will be able to:

PSO 1: Use modern tools to design subsystems for simple

applications in Embedded Systems and VLSI. [K3]

PSO 2: Apply engineering concepts to find solutions in the

fields of Communications, Signal/ Image Processing. [K3]

Page 8: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

8

PROGRAM OUTCOMES

Electronics & Communication Engineering Graduates

are able to:

1. Engineering knowledge: Apply the knowledge of mathematics, science,

engineering fundamentals, and concepts of Electronics & Communication

engineering to solve the complex engineering problems.[K3]

2. Problem analysis: Identify, formulate, research literature, and analyze

complex engineering problems reaching substantiated conclusions using

mathematics, natural sciences, and electronics and communication engineering

principles. [K4]

3. Design/development of solutions: Design solutions for complex engineering

problems and design system components or processes that meet the specified

needs with appropriate consideration for the public health and safety, and the

cultural, societal, and environmental considerations.[K5]

4. Conduct investigations of complex problems: Use research-based

knowledge and research methods including design of experiments, analysis and

interpretation of data, and synthesis of the information to provide valid

conclusions. [K5]

5. Modern tool usage: Create, select, and apply appropriate techniques,

resources, and Electronics Design Automation tools including prediction and

modeling to complex engineering activities with an understanding of the

limitations. [K3]

6. The engineer and society: Apply reasoning informed by the contextual

knowledge to assess societal, health, safety, legal, and cultural issues and the

consequent responsibilities relevant to the professional engineering practice.

[K3]

7. Environment and sustainability: Understand the impact of the professional

engineering solutions in societal and environmental contexts, and demonstrate

the knowledge of, and need for the sustainable development. [K3]

8. Ethics: Apply ethical principles and commit to professional ethics and

responsibilities and norms of the engineering practice. [K3]

9. Individual and team work: Function effectively as an individual, and as a

member or leader in diverse teams and in multidisciplinary settings. [K6]

Page 9: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

9

10. Communication: Communicate effectively on complex engineering

activities with the engineering community and with society at large, such as,

being able to comprehend and write effective reports and design documentation,

make effective presentations, and give and receive clear instructions. [K2]

11. Project management and finance: Demonstrate knowledge and

understanding of the engineering and management principles and apply these to

ones own work, as a member and leader in a team, to manage projects and in

multidisciplinary environments. [K6]

12. Life-long learning: Recognize the need for, and have the preparation and

ability to engage in independent and life-long learning in the broadest context of

technological change. [K1]

Page 10: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

10

Academic Year: 2018 -19 Programme: B. Tech. Year Sem

Commence

ment of

class work

I class work

review

committee

meeting

II class work

review

committee

meeting

I MID

Examination

s

III class

work review

committee

meeting

II MID

Examination

s

Practical

Examinations

Semester End

Examinations

Orientation Classes from

I I

II I 11/06/2018 25/6/2018 to

28/06/2018

23/7/2018 to

26/07/2018

06/08/2018 to

11/08/2018

24/09/2018 to

27/09/2018

8/10/2018 to

13/10/2018

15/10/2018 to

20/10/2018

22/10/2018 to

03/11/2018

III I 11/06/2018 25/6/2018 to

28/06/2018

23/7/2018 to

26/07/2018

06/08/2018 to

11/08/2018

24/09/2018 to

27/09/2018

8/10/2018 to

13/10/2018

15/10/2018 to

20/10/2018

22/10/2018 to

03/11/2018

IV I 11/06/2018 25/6/2018 to

28/06/2018

23/7/2018 to

26/07/2018

06/08/2018 to

11/08/2018

24/09/2018 to

27/09/2018

8/10/2018 to

13/10/2018

15/10/2018 to

20/10/2018

22/10/2018 to

03/11/2018

I II

II II 19/11/2018 03/12/2018 to

06/12/2018

02/01/2019 to

05/01/2019

17/01/2019 to

23/01/2019

11/03/2019 to

14/3/2019

25/3/2019 to

30/3/2019

01/04/2019 to

06/04/2019

08/04/2019 to

20/04/2019

III II 19/11/2018 03/12/2018 to

06/12/2018

02/01/2019 to

05/01/2019

17/01/2019 to

23/01/2019

11/03/2019 to

14/3/2019

25/3/2019 to

30/3/2019

01/04/2019 to

06/04/2019

08/04/2019 to

20/04/2019

IV II 19/11/2018 03/12/2018 to

06/12/2018

02/01/2019 to

05/01/2019

17/01/2019 to

23/01/2019

11/03/2019 to

14/3/2019

25/3/2019 to

30/3/2019

01/04/2019 to

06/04/2019

08/04/2019 to

20/04/2019

Page 11: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

11

CO-CURRICULAR AND EXTRA CURRICULAR ACTIVITIES

05/06/2018 – World Environment 21/12/2018,22/12/2018 – Tech Euphoria

9/7/2018 to 21/0/2018– 1st year B.Tech. introduction

program

22/12/2018 – National Mathematics Day

15/08/2018 – Independence Day 26/01/2019 – Republic Day

05/09/2018 – Teachers Day 08/03/2019 – International Women’s Day

15/09/2018 – Engineers Day 21/03/2019 – International Forest Day

16/09/2018 – World Ozone Day 22/03/2019 –World Water Day

September – Intramurals 23/03/2019 – World Meteorological Day

11/11/2018 – National Education Day 24/03/2019 – Earth Hour

03/12/2018 – Antipollution Day In the month of March – Association Days

Page 12: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

12

S R I VA S A VI ENG I N EER I NG C O L L EG E

Pedatadepalli, TADEPALLIGUDEM-534 101, W.G. Dist.

Department Of Electronics and Communication Engineering

CLASS CONSOLIDATED TIME TABLE

Class: IV B.T e c h I Sem w. e. f. 18-06-2018

Section: A Class Coordinator : Sri T.Sreenivasu Room No. : A-301

Section: B Class Coordinator : - Sri P.Gopala Reddy Room No. : A-304

Section :C Class Coordinator:- Smt. K. Bhagya Lakshmi Room No. : A-205

Staf f Detai l s :

Periods 1 2 3 4

1:00-2:00

5 6 7

Time

Day 9:30-10:30 10:30-11:20 11:20-12:10 12:10-1.00 2:00- 2:50 2:50-3:40 3:40-4:30

Mon VERBAL VLSI DIP CAO

Lu

nch

Bre

ak

VLSI / MW LAB

Tue VLSI RS CN OC CN DIP PROJECT

Wed DIP RS CAO CN OC VLSI SPORTS

Thu APTITUDE OC VLSI RS DIP CN CAO

Fri CAO VLSI / MW LAB RS OC PROJECT

Sat OC DIP RS VLSI CN CAO LIB

Periods 1 2 3 4

1:00-2:00

5 6 7

Time

Day 9:30-10:30 10:30-11:20 11:20-12:10 12:10-1.00 2:00- 2:50 2:50-3:40 3:40-4:30

Mon DIP DIP RS VLSI

Lu

nch

Bre

ak

OC CAO PROJECT

Tue APTITUDE DIP DIP CN VLSI / MW LAB

Wed OC CN VLSI RS OC CAO SPORTS

Thu VLSI VLSI / MW LAB CAO RS PROJECT

Fri VERBAL CN OC CAO CN VSLI RS

Sat RS VLSI CAO OC CN DIP LIB

Periods 1 2 3 4 1:00-2:00

5 6 7

Time Day

9:30-10:30 10:30-11:20 11:20-12:10 12:10-1.00 2:00- 2:50 2:50-3:40 3:40-4:30

Mon CN RS VLSI OC

Lu

nch

Bre

ak

VLSI DIP CAO

Tue OC RS CAO VLSI CN OC PROJECT

Wed VERBAL OC DIP CAO RS CN SPORTS

Thu VLSI RS DIP CAO VLSI / MW LAB

Fri DIP RS CN DIP CAO VLSI PROJECT

Sat APTITUDE VLSI / MW LAB OC CN LIB

S.No. Course Course Name Faculty Name

A B C

1. VLSI VLSI Design Smt. Y.SUJATHA Smt. Y.SUJATHA Smt. K. BHAGYA LAKSHMI

2. CN Computer Networks Sri V.R.P. SASTRY Smt. D.A.S. DEVI Smt. P. PRANEETHA

3. DIP Digital Image Processing Sri T. SREENIVASU Sri THOTA SREENIVAS Sri T. SREENIVASU

4.

CAO

Computer Architecture and

Organization Sri T. SUJITH KUMAR

Sri H. PARTHASARATHI PATRA

Smt. M.Rama Rajeswari

5. RS Radar Systems Sri M.KISHORE KUMAR Sri M.KISHORE KUMAR Dr. E. KUSUMA KUMARI

6. OC Optical Communication Sri T.D.N.S. SARVESWARA RAO Sri P.GOPALA REDDY Sri T.D.N.S. SARVESWARA RAO

7. VLSI LAB VLSI Design lab Smt. Y.SUJATHA,

Sri P.V.V. SATYANARAYANA

Sri P.GOPALA REDDY,

Sri K. RAJESH

Smt. K. BHAGYA LAKSHMI,

Sri K. RAJESH

8. MW LAB Microwave Engineering Lab Sri M.KISHORE KUMAR

Smt. A. NALINEE KUMARI Sri THOTA SREENIVAS,

Sri.P.V.V.SATYANARAYANA

Sri M. SUBBA RAO,

Smt. A. NALINEE KUMARI

9. VERBAL VERBAL Sri M.RADHA KRISHNAN Sri B. ANJANEYULU Sri M.RADHA KRISHNAN

10. APTITUDE APTITUDE Sri P. SOMESWARA RAO Sri P. SOMESWARA RAO Sri P. SOMESWARA RAO

11. PROJECT PROJECT

Page 13: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

13

COURSE STRUCTURE

S.No Subject T P C

VLSI Design 3+1 - 3 Computer Networks 3+1 - 3 Digital Image Processing 3+1 - 3 Computer Architecture & Organization 3+1 - 3 Radar Systems 3+1 - 3 V L S I Lab - 3 2

Microwave Engineering Lab - 3 2

Total Credits 22

Page 14: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

14

Lesson

plans

Page 15: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

15

VLSI Design

Academic Year: 2018-2019 Programme: B.Tech

Year/ Semester: IV/I Section: A & B

Name of the Course: VLSI Design Course Code: RT41041

Course Outcomes (CO’s) (Along with Knowledge Level (K)):

After going through this course the student will be able to

COx Kx Course Outcome

C401.1 K2

Identify various stages in IC production process and the operation of a MOS and

BICMOS circuits in different modes, also describe its electrical properties.

C401.2 K3 Apply the Concept of design rules during the layout of a circuit

C401.3 K3 Calculate the circuit parameters of a MOS transistor and identify the current trends

in semiconductor technology, and how it impacts scaling and performance

C401.4 K3 Construct digital VLSI systems from register-transfer/higher level descriptions

C401.5 K2 Describe various design processes and design issues

C401.6 K3 Develop the digital VLSI systems using hardware design language

Text Books/ Reference Books suggested:

1. Essentials of VLSI Circuits and Systems By Kamran Eshraghian, Douglas and A. Pucknell

and Sholeh Eshraghian, Prentice-Hall of India Private Limited,2005 Edition.

2. VLSI Design-Black Book by Dr. K.V.K.K. Prasad, Kattula Shyamala, Kogent Learning

Solutions Inc.2012 Edition.

3. VLSI Design by A.Albert Raj & T.Latha, PHI Learning Private Limited, 2010.

4. VLSI Design-A.Shanthi and A.Kavita, New Age International Private Limited, 2006 First

Edition.

Page 16: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

16

Course

Outcome

Proficiency

Level

Attainment Level

C401.1 60

C401.2 60

C401.3 60

C401.4 50

C401.5 70

C401.6 50

Unit No. COX

KL

X

Contents

No. of

Hours

Required

Pedagogy Teaching

aids

1 Introduction

Introduction to OBE 1

1.1

C401.1

K1 Introduction to IC Technology 1 Lecture

Recitation

Chalk

Board

MOS and related VLSI Technology 1

1.2

K2

Basic MOS Transistors, Enhancement

and Depletion modes of transistor

action

1 Lecture

Chalk

Board

Projector

Computer

1.3 IC Production Process 2 Lecture

PPT

Chalk

Board

Projector

Computer

1.4 NMOS Fabrication Processes 1 Lecture

PPT

Chalk

Board

Projector

Computer

1.5 CMOS Fabrication Processes 2 Lecture

PPT

Chalk

Board

Projector

Computer

1.6 BiCMOS Technology 1 Lecture Chalk

Board

Comparison between CMOS and

Bipolar Technologies 1

Basic Electrical Properties Of MOS and Bi-CMOS Circuits

1.7

K2 Ids versus Vds Relationships 1 Lecture

Recitation

Chalk

Board

1.8 K2 Aspects of MOS Transistor Threshold

Voltage, 1

Lecture

Chalk

Board

Page 17: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

17

C401.1

MOS transistor Trans, Output

Conductance and Figure of Merit 1

1.9 K2 The Pass transistor, NMOS Inverter, 1 Lecture

Chalk

Board

Pull-up to Pull-down Ratio for NMOS

Inverter driven by another NMOS

Inverter

1

1.10 K1

Alternative forms of Pull-Up 1 Lecture

Chalk

Board 1.11 The CMOS Inverter, MOS Transistor

Circuit Model 1 Lecture

Chalk

Board

1.12 K2 Bi-CMOS Inverter, Latch-up in CMOS

circuits and BiCMOS Latch-up

Susceptibility

1 Lecture

Chalk

Board

Total No. of Hours for I Unit 19

2 MOS and Bi-CMOS Circuit Design

Processes

2.1

C401.2

K3

MOS Layers, Stick Diagrams

2 Lecture

Demonstrati

on PPT

Chalk

Board

Projector

Computer

2.2

Design Rules 2 Lecture

Demonstrati

on PPT

Chalk

Board

Projector

Computer

Layout OF CMOS INVERTER 1

Layout Of CMOS NAND And NOR

Gates, General Observations on the

Design rules

1

2.3 K1 2μm Double Metal, Double Poly,

CMOS/BiCMOS rules 1

Lecture

PPT

Chalk

Board

Projector

Computer

1.2μm Double Metal, Double Poly

CMOS rules 1

2.4 K3 Symbolic Diagrams-Translation to

Mask Form 1

Lecture

PPT

Chalk

Board

Projector

Computer

Total No. of Hours for II Unit 9

Page 18: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

18

3 Basic Circuit Concepts

3.1

C401.3

K2

Sheet Resistance, Sheet Resistance

Concept Applied to MOS Transistors

and Inverters

1 Lecture

Chalk

Board

3.2 Area Capacitance of Layers, Standard

Unit of Capacitance 1 Lecture

Chalk

Board

problems on sheet resistance and area

capacitance 1

3.3 K3 The Delay Unit, Inverter Delays,

Propagation Delays 1

Lecture

Chalk

Board

3.4 K1 Wiring Capacitances, Fan-in and Fan-

out characteristics Choice of layers 1

Lecture

Chalk

Board

3.5 K3 Transistor Switches, Realization of

Gates using NMOS, PMOS and CMOS

Technologies

1 Lecture

Chalk

Board

Scaling Of MOS Circuits

3.6

K1

Scaling Models, Scaling Factors for

Device Parameters 2 Lecture

Chalk

Board

3.7 Limits due to Sub Threshold Currents 1 Lecture

Chalk

Board

3.8 Current Density Limits on Logic Levels

and Supply Voltage Due to Noise 1

Lecture

Chalk

Board

3.9 K3 Problems on Delay Calculations 1 Lecture

Chalk

Board

Total No. of Hours for III Unit 11

4

Subsystem Design

4.1

C401.4

K2 Architectural Issues, Switch Logic 1 Lecture

Chalk

Board

4.2 Gate Logic 2 Lecture

Chalk

Board 4.3 K3

Examples of Structured Design

(Combinational Logic) 2

Lecture

PPT

Chalk

Board

Projector

Computer

4.4 K2

Some Clocked Sequential Circuits 1

Lecture

PPT

Chalk

Board

Projector

Computer

4.5 System Considerations 1 Lecture

Chalk

Board 4.6

K2

System Considerations of Subsystem

Design Processes 1

Lecture

Chalk

Board

4.7 General Considerations of Subsystem

Design Processes 1 Lecture

Chalk

Board

4.8 K3 Illustration of Design Processes 2 Lecture

PPT

Chalk

Board

Projector

Computer

Total No. of Hours for IV Unit 10

5 VLSI Design Issues

5.1 K2 VLSI Design Issues and Design Trends 1 Lecture

Chalk

Board

Page 19: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

19

5.2

C401.5

Design Process, Design for Testability 1

Lecture

Chalk

Board

5.3 Technology Options, Power

Calculations 1 Lecture

Chalk

Board

5.4 Package Selection ,Clock Mechanisms

Mixed Signal Design 1

Lecture

Chalk

Board

5.5 ASIC Design Flow 1 Lecture

Chalk

Board

Flow

Charts

FPGA Design Flow, Introduction to

SoC Design 1

Total No. of Hours for V Unit 6

6 FPGA Design

6.1

C401.6

K2

Basic FPGA Architecture

1

Lecture

PPT

Chalk

Board

Projector

Computer

FPGA Configuration, Configuration

Modes 1

6.2 FPGA Design Process- FPGA Design

Flow, FPGA Families

1

Lecture

PPT

Chalk

Board

Projector

Computer

63 K3

FPGA Design Examples -Stack, Queue

and Shift Register Implementation

using VHDL, step-by-step Approach of

FPGA Design Process on Xilinx

Environment

3

Lecture

PPT

Chalk

Board

Projector

Computer

Total No. of Hours for VI Unit 5

Total No. of Hours 60

Name of the Teacher: Smt.Y.Sujatha

Qualification: M.Tech

Designation: Sr. Asst. Professor

Department: ECE

Signature of the Staff member:

Signature of the Course Coordinator:

Signature of the Module Coordinator:

Signature of the Head of the Department:

Page 20: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

20

Digital Image Processing

Academic Year: 2018 – 2019 Programme: B. Tech (ECE)

Year Semester: IV YEAR 1st

SEM Section: A, B & C

Name of the Course: DIP Course Code: RT41043

Course Outcomes (Along with Knowledge Level):

After successful completion of the course the student will be able to

C403.1 K2 Understand the different Transforms Techniques & their use in Image Processing applications

C403.2 K3 Apply Spatial & frequency domain filtering (like smoothing & sharpening operations) on

Images

C403.3 K3 Apply Restoration operations/techniques on Images

C403.4 K3 Apply different color Image Processing Techniques on Images

C403.5 K3 Apply the Image compression Techniques and multi-resolution processing on images

C403.6 K3 Apply Morphological operations on Images & Image segmentation

Text Books/ Reference Books suggested:

1. R.C. Gonzalez & R.E. Woods, Digital Image processing, 3rd

edition, Prentice Hall, 2008.

2. R.C. Gonzalez, R.E. Woods & Steven L.Eddins, Digital Image processing using MAT LAB, 2nd

edition, Prentice Hall, 2009.

3. Anil K. Jain, “Fundamentals of Digital Image processing”, Prentice Hall of India, 9th edition,Indian

Reprint, 2002.

4. Jayaraman, S. Esakkirajan, and T. Veerakumar, Digital Image Processing, Tata McGraw-Hill

Education, 2011.

Targeted Proficiency Level & level of Attainment (For each course Outcome):

S.No Course Outcome level of Attainment Proficiency Level

1 C403:1 60 % 55%

2 C403:2 60 % 62 %

3 C403:3 60 % 63%

4 C403:4 60 % 55%

5 C403:5 70 % 60 %

Page 21: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

21

6 C403:6 70 % 60 %

Unit

No.

Cou

rse

Out

com

e

Knowl

edge

Level

Intended Learning Outcome

ILO

Kno

wledg

e

Level

No.

of

Hou

rs

Req

uire

d

Peda

gogy

Teachi

ng aids

1 Introduction

Introduction

-

K2

OBE on Digital Image Processing 1 Chalk

Board

Project

or

Compu

ter

1.1 Understand the origins of Digital Image

Processing & its Uses K2 1 Lectu

re

Recita

tion

Chalk

Board

1.2 Describe the fundamental steps of DIP, the

Components of Image Processing system &

Digital Image Fundamentals

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

1.3 Describe the concepts of Elements of visual

perception, Light & EM spectrum K2 1

Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

1.4 Understand the concepts of Image sensing

and acquisition

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

1.5 Illustrate Image sampling and quantization,

Some basic relationships between pixels

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

1.6 Understand, how mathematical tools are used

in Digital Image Processing K2 2

Lectu

re

Chalk

Board

Project

or

Compu

ter

1.7

Discuss the Need for Image transforms,

Spatial frequencies in Image Processing,

Introduction to Fourier Transform, Discrete

Fourier transform

K2 1

Lectu

re

Chalk

Board

1.8 Discuss the Fast Fourier Transform and its

algorithm

Properties of Fourier Transform

K2 1 Lectu

re

Chalk

Board

1.9 Understand the Discrete sine transform,

Walsh transform

K2 1 Lectu

re

Chalk

Board

1.10 Understand the Hadamard Transform, Haar

transform, Slant transform

K2 1 Lectu

re

Chalk

Board

1.11 Understand the SVD, KL transforms (or)

Hotelling Transform K2 1

Lectu

re

PPT

Chalk

Board

Total Hours = 13

2 Intensity Transformations and Spatial

Filtering

2.1

CO

2 K3

Understand the back ground & Some basic

intensity transformation functions

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

2.2

Discuss Histogram processing K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

2.3 Apply Histogram processing (Histogram

Processing & specification) to an Image K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

2.4 Understand the Fundamentals of Spatial

Filtering. K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

2.5 Understand Smoothing spatial Filters &

Sharpening spatial Filters

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

Page 22: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

22

2.6

Apply to an Image, Combining spatial

enhancement methods Using fuzzy

techniques for Intensity Transformations &

Spatial Filtering

K3 1

Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

2.7 Filtering in frequency domain:

Understand the concepts of Sampling & the

Fourier Transform of sampled functions

K2 1 Lectu

re

Chalk

Board

Project

or

Compu

ter

2.8 Understand discrete Fourier transform of one

variable, Extension of functions of two

variables, Some properties of 2-D DFT

K2 1 Lectu

re

Chalk

Board

2.9 Understand the basic of filtering in frequency

domain, Image smoothing using frequency

domain filters

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

2.10 Understand the Selective filtering approach

& implementation

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

Total Hours = 10

3 Image Restoration and Reconstruction

3.1

CO

3 K3

Understand the Image degradation /

restoration process

K2 1 Lectu

re

Chalk

Board

3.2 Explain the Noise models, Restoration in the

presence of noise only,

K2 1 Lectu

re

Chalk

Board

3.3 Explain the spatial filtering, Periodic noise

reduction by frequency domain filtering

K2 1 Lectu

re

Chalk

Board

3.4 Explain the Linear position invariant

degradations, Estimation the degradation

function

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

3.5 Apply to an Image the Inverse filtering, the

Minimum mean square error (Wiener)

filtering

K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

3.6 Apply to an Image Constrained least squares

filtering, Geometric mean filter

K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

3.8 Understand the Image reconstruction from

projections K2 2 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

Total Hours = 08

4

Color image processing

4.1

CO

4 K3

Understand the Color fundamentals, Color

model, Pseudo color image processing

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

4.2 Understand the various Color models Pseudo

color image processing

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

4.3 Understand the Pseudo color image

processing

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

4.4 Understand the Basic of full color image

processing K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

4.5 Examine Color transformations to an Image K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

4.6 Apply Smoothing & Sharpening operations

to Color Images K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

Page 23: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

23

4.7 Understand the Image Segmentation based

on Color K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

4.8 Understand the Noise in Color Images, Color

Image compression K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

Total Hours = 08

5 Wavelets and Multi-resolution processing

5.1

CO

5 K3

Understand Image pyramids, Sub band

coding & HAAR transform, Multi-resolution

expansion

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

5.2 Understand HAAR transform, Multi-

resolution expansion K2 1

Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

5.3 Understand the Wavelet transforms in One

dimension, The fast wavelet transform

K2 1

Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

5.4 Understand the Wavelet transforms in two

dimensions, Wavelet packets K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

5.5 Understand the Wavelet packets K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

5.6 Image compression : Understand the

Fundamentals of Image Compression

K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

5.7 Apply the Various compression methods to

an Image K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

5.8 Demonstrate various Coding techniques K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

5.9 Demonstrate Digital image watermarking to

an Image K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

Total Hours = 09

6 Morphological Image Processing

6.1

CO

6 K3

Understand the Preliminaries K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

6.2 Apply Erosion and dilation, Opening and

closing, The Hit or Miss transformation to a

binary Image

K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

6.3 Apply the some basic morphological

algorithms to an Image K3 2

Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

6.4 Apply Gray scale morphology to an Image

K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

6.5 Image segmentation: Understand the

fundamentals of point, line & edge detection K2 1

Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

6.6 Apply the Thresholding to an Image K3 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

6.8 Understand the Region based segmentation,

morphological watersheds to an Image K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

6.9 Understand the use of motion in

segmentation K2 1 Lectu

re

PPT

Chalk

Board

Project

or

Compu

ter

Total Hours = 10

Page 24: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

24

CO

1 K1

Content beyond the Syllabus:

Develop Image Processing algorithms using

MATLAB

K3 3

Lectu

re/

LAB

PC

with

MATL

AB

CO – PO Mapping

Course Outcomes (Along with Knowledge Level):

After successful completion of the course the student will be able to

C403:1: Understand the different Transforms Techniques & their use in Image

Processing applications – (CO1)(K2)

C403:2: Apply Spatial & frequency domain filtering (like smoothing & sharpening

operations) on Images– (CO2)(K3)

C403:3: Apply Restoration operations/techniques on Images – (CO3)(K3)

C403:4: Apply different color Image processing Techniques on Images– (CO4)(K3)

C403:5: Apply the Image compression Techniques and multiresolution processing on

images – (CO5)(K3)

C403:6: Apply Morphological operations on Images & Image segmentation –

(CO6)(K3)

Program Outcomes (Along with Knowledge Level):

Engineering Graduates will be able to:

Program Outcomes (POs)

Electronics & Communication Engineering Graduates will be able to:

1. Engineering knowledge: Apply the knowledge of Mathematics, Science, Engineering

Fundamentals and Concepts of Electronics & Communication Engineering to solve the complex

engineering problems.[K3]

2. Problem analysis: Identify, formulate, research literature, and analyze complex engineering

problems reaching substantiated conclusions using Mathematics, Natural Sciences and Electronics

and Communication Engineering principles. [K4]

3. Design/development of solutions: Design solutions for complex engineering problems and design

system components or processes that meet the specified needs with appropriate consideration for the

public health and safety, and the cultural, societal, and environmental considerations.[K5]

4. Conduct investigations of complex problems: Use research-based knowledge and research

methods including design of experiments, analysis and interpretation of data, and synthesis of the

information to provide valid conclusions. [K5]

5. Modern tool usage: Create, select, and apply appropriate techniques, resources, and Electronics

Design Automation tools including prediction and modeling to complex engineering activities with an

understanding of the limitations. [K3]

Page 25: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

25

6. The Engineer and Society: Apply reasoning informed by the contextual knowledge to assess

societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the

professional Engineering practice. [K3]

7. Environment and sustainability: Understand the impact of the professional Engineering solutions

in societal and environmental contexts and demonstrate knowledge of and need for the sustainable

development. [K3]

8. Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms

of the Engineering practice. [K3]

9. Individual and team work: Function effectively as an individual, and as a member or leader in

diverse teams and in multidisciplinary settings. [K6]

10. Communication: Communicate effectively on complex Engineering activities with the

Engineering community and with society at large, such as, being able to comprehend and write

effective reports and design documentation, make effective presentations, and give and receive clear

instructions. [K2]

11. Project management and finance: Demonstrate knowledge and understanding of the

Engineering and Management principles and apply these to one’s own work, as a member and leader

in a team, to manage projects and in multidisciplinary environments. [K6]

12. Life-long learning: Recognize the need for, and have the preparation and ability to engage in

independent and life-long learning in the broadest context of technological change.[K1]

CO/PO PO1

(K3)

PO2

(K4)

PO3

(K5)

PO4

(K5)

PO5

(K3)

PO6

(K3)

PO7

(K3)

PO8

(K3)

PO9

(K6)

PO10

(K2)

PO11

(K6)

PO12

(K1)

C.403.1

(K2) 1 1 1 1 1

C.403.2

(K3) 2 1 1 1 2

C.403.3

(K3) 2 1 1 1 2 2

C.403.4

(K3) 2 1 1 1 2

C.403.5

(K3) 2 1 1 1 2

C.403.6

(K3) 2 1 1 1 2

C.403 1.83 1 1 1 1.83 2

Program Specific Outcomes (PSOs]

Electronics and Communication Engineering Graduates will be able to do:

Page 26: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

26

PSO 1: Apply the knowledge of microprocessor & microcontroller based system design skills in the

area of Embedded Systems and design flow in the area of VLSI. [K3]

PSO 2: Apply engineering concepts for development and implementation of projects pertaining to

Signal & Image processing and Communications. [K3]

CO-PSO MAPPING

PSO1 (K3) PSO2 (K3)

C403.1(K2) 1

C403.2 (K3) 2

C403.3 (K3) 2

C403.4 (K3) 2

C403.5 (K3) 2

C403.6 (K3) 2

C403 (AVG) 1.83

Name of the Teacher: Thota sreenivas (B), T.sreenivasu (A,C)

Qualification: M.Tech

Designation: Associate Professor

Department: ECE

Signature of the Staff member:

Remarks of the Course Coordinator:

Remarks of the Module Coordinator:

Remarks of the Head of the Department:

Page 27: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

27

Computer Architecture and Organization

Academic Year: 2018 – 2019 Programme: B. Tech (ECE)

Year Semester: IV YEAR 1st

SEM Section: A, B & C

Name of the Course: CAO Course Code: IRT41044

COURSE OUTCOMES (Along with Knowledge Level):

After completion of this course, the students will be able to:

CO1. Define Basic operational units of computers and its functional units. (K1)

CO2. Explain the representation of instructions in register transfer language and assembly

language. (K2)

CO3. Describe microinstruction, micro program and hardwired control (K2)

CO4. Illustrate different types of memories and sketch the memory hierarchy in

computers. (K3)

CO5. Illustrate and explain various input-output data transfer schemes and their use. (K3)

CO6. Describe parallel processing and its advantages. Discuss the implementation of

instruction pipelining. (K2)

Text Books suggested:

T1. Computer System Architecture – M.Moris Mano, IIIrd Edition, PHI / Pearson, 2006.

T2. Computer Organization – Car Hamacher, ZvonksVranesic, SafwatZaky, V Edition,

McGraw Hill, 2002.

Reference Books suggested:

R1. Computer Organization and Architecture – William Stallings Seventh edition,

PHI/Pearson, 2006.

R2. Computer Architecture and Organization – John P. Hayes, Mc Graw Hill International

editions, 1998.

Page 28: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

28

Targeted Proficiency Level and Targeted level of Attainment (for each Course Outcome):

Course Outcome Targeted Proficiency Level (%

of Marks)

Targeted level of Attainment (%

Students)

RT41044.1 70 65

RT41044.2 65 60

RT41044.3 65 60

RT41044.4 60 60

RT41044.5 60 60

RT41044.6 65 60

RT41044 64 61

Unit-1

S.No Course

Outcome

Intended Learning Outcomes

(ILO)

Knowledge

Level of ILO

No. of

Hours Pedagogy

Teaching

aids

1

CO1

Introduction to OBE, Dissemination

of Vision, Mission of the Dept and

PEOs, POs & PSOs of the

Programme.

1 Lecture BB

2

Describe computer Types,

Functional Units and basic

operational concepts.

K1 1

Lecture

with

discussion

BB

3 Define Bus structures and its use.

K1 1 Lecture BB

4 Memorize Multi computers and

Multiprocessors. K1 2 Lecture BB+ICT

5

Enumerate Data Representation

Techniques and Error detection

codes.

K1 1 Lecture BB

6

Outline Computer Arithmetic:

Addition, Subtraction,

Multiplication and Division.

K1 2

Lecture

with

Discussion

BB

7

Describe Decimal Arithmetic and its

Operations. K1 1

Lecture

with

discussion

BB+ICT

Page 29: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

29

Unit- 2

S.No Course

Outcome

Intended Learning Outcomes

(ILO)

Knowledge

Level of ILO

No. of

Hours Pedagogy

Teaching

aids

1

CO2

Describe and classify Register

Transfer language and Micro

Operations.

K2 1 Lecture with

Discussion BB

2 Explain the Arithmetic logic

shift units and Instruction codes. K2 1

Lecture with

Discussion BB

3

Describe computer registers,

computer instructions and

memory reference instructions

K2 1 Lecture with

Discussion BB

4 Explain Input Output and

Interrupts. K2 1

Lecture with

Discussion BB

5 Classify Addressing modes and

instruction formats. K2 2

Lecture with

Discussion BB+ICT

6 Describe Stack Organization

K1 1 Lecture with

Discussion BB+ICT

7 Explain Data Transfer and

manipulation Techniques. K2 2

Lecture with

Discussion BB+ICT

8

Discuss Program control and

reduced Instruction set

computer. K2 2

Lecture with

Discussion and

in class

Assignment

BB+ICT

Unit-3

S.No Course

Outcome

Intended Learning

Outcomes

(ILO)

Knowledge

Level of ILO

No. of

Hours Pedagogy

Teaching

aids

1

CO3

Describe Control Memory

and Address Sequencing K2 1

lecture with

discussion BB + ICT

2 Generalize Design of

control unit K2 2 Lecture with

Discussion BB + ICT

3 Memorize Micro

programmed control K1 2

Lecture with

Discussion BB + ICT

Page 30: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

30

4

Classify Hard wired

control and its use K2 1 Lecture with

Discussion BB

5

Differentiate

Microinstruction and

Microprogram

K2 2 Lecture with

Discussion BB

Unit-4

Unit-5

S.No Course

Outcome

Intended Learning Outcomes

(ILO)

Knowled

ge Level

of ILO

No. of

Hours Pedagogy

Teaching

aids

1

CO5

Illustrate Different peripheral devices of

Input-Output Organization. K2 2

Lecture with

Discussion BB + ICT

2

Describe about Input-Output Interface.

K1 1 Lecture with

Discussion BB + ICT

3 Describe Asynchronous data transfer

modes. K2 2

Lecture with

Discussion BB + ICT

S.No Course

Outcome

Intended Learning Outcomes

(ILO)

Knowledge

Level of ILO

No. of

Hours Pedagogy

Teaching

aids

1

CO4

Illustrate Different Memory

Hierarchy K3 2 Lecture BB

2 Differentiate Main Memory and

Auxiliary memory K2 2 Lecture BB

3 Describe Associate Memory and

Cache Memory. K2 2

Lecture with

Discussion BB

4

Explain Virtual Memory

K2 1 Lecture with

Discussion BB

5

Memorize Memory management

Hardwware. K1 2

Lecture and in

class

Assignment

BB

Page 31: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

31

4 Demonstrate Direct Memory Access.

K3 2 Lecture with

Discussion BB + ICT

5 Generalize Input-Output Processor (IOP) K2 2 By lecture BB

6 Demonstrate Serial Communication.

K3 1 Lecture with

Discussion BB

7 Sketch Different Data Transfer modes

K3 1 Lecture with

Discussion BB

Unit-6

S.No Course

Outcome

Intended Learning Outcomes

(ILO)

Knowledge

Level of ILO

No. of

Hours Pedagogy

Teaching

aids

1

CO6

Describe Parallel Processing K2 1 Lecture BB + ICT

2 Discuss Different Pipelines with

example. K2 1 Lecture with

Discussion BB + ICT

3 Outline the RISC Pipeline

vector processing. K1 1

Lecture with

Discussion BB + ICT

4

Discuss about array processor

K2 1 Lecture with

Discussion BB + ICT

5

Explain the basics of

Multiprocessor and its

characteristic.

K2 1 Lecture BB + ICT

6 Classify Interconnection

structures. K2 2 Lecture BB + ICT

7 Describe Interprocessor

Arbitration K1 1 Lecture BB + ICT

8

Explain Interprocessor

Communication and

Synchronization.

K2 2 lecture with

Discussion BB + ICT

9 Interpret Cache Coherence.

K2 2 lecture with

Discussion BB + ICT

Total No. of Classes: 60

Page 32: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

32

CO-PO Matrix:

CO-PSO Matrix:

Name of the Course In-charge:

Designation:

Qualification:

Department: CSE

Signature of the Course In-charge:

Signature of the Course Coordinator:

Signature of the Module Coordinator:

Remarks of the Head of the Department:

Course PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 P10 PO11 PO12

RT41044.1 1 2

RT41044.2 1

RT41044.3 1 1

RT41044.4 2

RT41044.5 1

RT41044.6 1 1 1 1 3

RT41044 1 1 1 1 3

COURSE PSO1 PSO2

RT41044.1 1 1

RT41044.2

RT41044.3 1

RT41044.4

RT41044.5 2

RT41044.6 1 1

RT41044 1 2

Page 33: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

33

Radar Systems

Academic Year: 2018 – 2019 Programme: B. Tech

Year Semester: IV YEAR 1stSEM Section: A , B &C

Name of the Course: Radar Systems Course Code: R41045

Course Outcomes (Along with Knowledge Level):

After successful completion of the course the student will be able to

C405:1 Describe the operating principle of radar systems [K2]

C405:2: Calculate and discuss various radar parameters. [K3]

C405:3: Describe the working of various types of radars and the associated signal processing

at block diagram level. [K2]

C405:4: Compute radar related antenna parameters. [K3]

C405:5: Calculate signal to noise ratio & probability of detection by applying the concepts of

signal detection methods in presence of noise [K3]

C405:6: Explain the basic concepts of various radar receivers and their displays [K2]

Text Books/ Reference Books suggested:

TEXT BOOKS:

1. Introduction to Radar Systems – Merrill I. Skolnik, SECOND EDITION, McGraw-Hill,

1981.

2. Radar Engineering and fundamentals of Navigational Aids-G.S.N.Raju, I.K International,

2008

REFERENCES:

1. Introduction to Radar Systems – Merrill I. Skolnik, THIRD EDITION, Tata McGraw-Hill,

2001.

2. Radar: Principles, Technologies, Applications- Byron Edde, Pearson Education

Targeted Proficiency Level & level of Attainment (For each course Outcome):

S.No Course Outcome level of Attainment Proficiency Level

1 C405:1 75% 65%

Page 34: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

34

2 C4O5:2 65% 55%

3 C405:3 70 % 65 %

4 C405:4 70 % 65 %

5 C405:5 70 % 65 %

5 C405:6 75 % 70 %

S.No COx,

Kx

Intended Learning

Outcomes

Knowledge

Level of

ILO

No. of

Hrs

Required

Pedagogy Teaching aids Remarks

1

CO1

&

CO2

K3

OBE 1 Lecture Chalk &Talk

Introduction:

Understand Nature

of Radar

K2

1 Lecture Chalk &Talk

Understand the

Unambiguous

Range, Radar

Waveforms

K2

1 Lecture Chalk &Talk

Describe the Simple

form of Radar

Equation

K2

1 Lecture Chalk &Talk

Explain Block

Diagram of pulse

radar and its

operation

K2

1 Lecture Chalk &Talk

Remember Radar

Frequencies and

Applications

K1

1 Lecture Chalk &Talk

Compute the radar

Related Problems.

K3 1 Lecture Chalk &Talk

Radar Equation:

Describe the

Prediction of Range

Performance &

K2

1

Lecture

With

discussion

Chalk &Talk

Page 35: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

35

Minimum

Detectable Signal

Describe the

Receiver Noise

K2

1

Lecture

With

discussion

Chalk &Talk

Compute the SNR

K3

2

Lecture

With

discussion

Chalk &Talk

Describe the

Integration of Radar

Pulses

K2

1

Lecture

With

discussion

Chalk &Talk

Explain Radar

Cross Section of

Targets (simple

targets - sphere,

cone-sphere),

Describe the

Transmitter Power

K3

1

Lecture

With

discussion

Chalk &Talk

No .of hours for UNIT1:13

2 CO3

K2

Describe the PRF

and Range

ambiguities

K2

1

Lecture

With

discussion

Chalk &Talk

Describe the

System Losses

(qualitative

treatment) Related

Problems

K2

1

Lecture

With

discussion Chalk &Talk

CW and FM

Radar :

Understand

Doppler Effect

Explain CW Radar

– Block Diagram

K1 1

Lecture

Chalk &Talk

Lecture

Chalk &Talk

Explain Isolation

between

Transmitter and

Receiver

K2

1 Lecture Chalk &Talk

Page 36: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

36

Understand Non-

zero IF Receiver

K1 1 Lecture Chalk &Talk

Describe the

Receiver

Bandwidth

Requirements

K2

1 Lecture Chalk &Talk

Remember

Applications of CW

radar.

K1

1 Lecture Chalk &Talk

Explain FM-CW

Radar

Explain Range and

Doppler

Measurement

K2

1 Lecture Chalk &Talk

Explain Block

Diagram and

Characteristics

(Approaching/

Receding Targets),

K2

1 Lecture Chalk &Talk

Describe the FM-

CW altimeter

K2 1 Lecture Chalk &Talk

Describe

Measurement

Errors

K2

1 Lecture Chalk &Talk

Explain Multiple

Frequency CW

Radar.

K2

1 Lecture Chalk &Talk

No .of hours for UNIT2:12

3 CO3

K2

MTI and Pulse

Doppler radar:

Under m stand the

Principle of MTI

Radar

K2

1 Lecture

PPT Chalk &Talk

Page 37: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

37

Explain Principle

of MTI Radar with

- Power Amplifier

Transmitter and

Power Oscillator

Transmitter

K2

1

Lecture

PPT Chalk &Talk

Understand Delay

Line Cancellers –

Filter

Characteristics

K2

1 Lecture PPT

Understand Blind

Speeds

Double

Cancellation

K2 1 Lecture

PPT

Explain Staggered

PRFs

K2 1 Lecture

PPT

Describe Range

Gated Doppler

Filters and MTI

Radar Parameters

K2 1 Lecture

PPT

K2

Identify Limitation

to MTI

performance

K1

1 Lecture Chalk &Talk

Explain Non –

coherent MTI, MTI

versus Pulse

Doppler radar

K2

1 Lecture Chalk &Talk

4

CO3

&

CO4

Understand

Tracking with

Radar , sequential

lobing

K1

1 Lecture Chalk &Talk

Explain Conical

Scan and Explain

Mono pulse

tracking Radar

K2

1 Lecture

Chalk &Talk

No .of hours for UNIT3:10

Page 38: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

38

UNIT:IV Explain

Amplitude

Comparison Mono-

pulse (one- and

two- coordinates

K2

1 Lecture

Chalk &Talk

Describe Phase

Comparison Mono-

pulse.

K2

1 Lecture

Chalk &Talk

Describe Target

Reflection

Characteristics and

Angular Accuracy

K2

1 Lecture

Chalk &Talk

Explain Tracking in

Range

K2 1

Use of

Slides

Chalk &Talk

Describe

Acquisition and

Scanning Patterns

K2

1 Lecture Chalk &Talk

Differentiate

Comparison of

Trackers

K2

1 Lecture PPT

Explain Radar

antennas-Antenna

parameters

K2

1

Lecture

With

discussion

Chalk &Talk

Describe Reflector

antennas

Describe Lens

Antennas

K2

1

Lecture

With

discussion

Chalk &Talk

Lecture

With

discussion

Chalk &Talk

Describe Cosecant-

Squared antenna

pattern

Radomes

K2

1

Lecture

With

discussion

Chalk &Talk

Lecture

With

discussion

Chalk &Talk

No .of hours for UNIT4:09

Page 39: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

39

5

CO4

&

CO5

UNIT:V Explain

Electronically

Steered phased

Array Antennas

K2

1

Lecture

With

discussion

Chalk &Talk

Explain Phase

shifters

K2

1

Lecture

With

discussion

Chalk &Talk

Explain Frequency-

scan arrays

K2

1

Lecture

With

discussion

Chalk &Talk

Explain Radiation

for phased array

K2

1

Lecture

With

discussion

Chalk &Talk

Architecture for

phased arrays

K2

1

Lecture

With

discussion

Chalk &Talk

Detection of Radar

Signals in Noise :

Describe the

Matched Filter

Receiver –

Response

Characteristics and

Derivation

K2

1

Lecture

With

discussion

PPT

Describe

Correlation

detection

Detection criteria

Explain Detector

characteristics&

Explain Automatic

Detection

K2

1

Lecture

With

discussion

Lecture

With

discussion

PPT

Describe Constant

False Alarm Rate

Receiver

K3

1

Lecture

With

discussion

PPT

No .of hours for UNIT5:08

Page 40: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

40

6

CO4

&

CO6

UNIT:VI Radar

Receivers –

Explain Noise

Figure and Noise

Temperature.

K2

1 Lecture

Chalk &Talk

Remember

Displays – types.

K1 1

Lecture

Chalk &Talk

Describe Duplexers

– Branch type and

Balanced type,

K2

1 Lecture Chalk &Talk

Describe the

Circulators as

Duplexers

K2

1 Lecture Chalk &Talk

Understand

Introduction to

Phased array

Antennas – Basic

Concepts

K1

1 Lecture PPT

Describe Radiation

Pattern, Beam

Steering and Beam

Width changes

K2

1 Lecture PPT

Remember Series

versus Parallel

Feeds,

Applications,

Advantages and

Limitations.

K1

1 Lecture PPT

Describe Aircraft

Radar Warning

Receivers

K2

1

Lecture

With

discussion

Chalk &Talk

No .of hours for UNIT6:8

60

CO – PO Mapping

Course Outcomes (Along with Knowledge Level)

After successful completion of the course the student will be able to

Page 41: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

41

1. Describe the operating principle of radar systems [K2]

2. Calculate and discuss radar parameters [K3

3. Describe the working of various types of radar and the associated signal processing at

block diagram level [K2]

4. Compute radar related antenna parameters. [K3]

5. Calculate signal to noise ratio & probability of detection by applying the concepts of signal

detection methods in presence of noise [K3]

6. Explain the basic concepts of various radar receivers and their displays [K2]

Program Outcomes (Along with Knowledge Level)

Engineering Graduates will be able to

Electronics & Communication Engineering Graduates will be able to:

1. Engineering knowledge: Apply the knowledge of Mathematics, Science, Engineering

Fundamentals and Concepts of Electronics & Communication Engineering to solve the

complex engineering problems.[K3]

2. Problem analysis: Identify, formulate, research literature, and analyze complex

engineering problems reaching substantiated conclusions using Mathematics, Natural

Sciences and Electronics and Communication Engineering principles. [K4]

3. Design/development of solutions: Design solutions for complex engineering problems

and design system components or processes that meet the specified needs with appropriate

consideration for the public health and safety, and the cultural, societal, and environmental

considerations.[K5]

4. Conduct investigations of complex problems: Use research-based knowledge and

research methods including design of experiments, analysis and interpretation of data, and

synthesis of the information to provide valid conclusions. [K5]

5. Modern tool usage: Create, select, and apply appropriate techniques, resources, and

Electronics Design Automation tools including prediction and modeling to complex

engineering activities with an understanding of the limitations. [K3]

6. The Engineer and Society: Apply reasoning informed by the contextual knowledge to

assess societal, health, safety, legal and cultural issues and the consequent responsibilities

relevant to the professional Engineering practice. [K3]

7. Environment and sustainability: Understand the impact of the professional Engineering

solutions in societal and environmental contexts and demonstrate knowledge of and need for

the sustainable development. [K3]

8. Ethics: Apply ethical principles and commit to professional ethics and responsibilities and

norms of the Engineering practice. [K3]

Page 42: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

42

9. Individual and team work: Function effectively as an individual, and as a member or

leader in diverse teams and in multidisciplinary settings. [K6]

10. Communication: Communicate effectively on complex Engineering activities with the

Engineering community and with society at large, such as, being able to comprehend and

write effective reports and design documentation, make effective presentations, and give and

receive clear instructions. [K2]

11. Project management and finance: Demonstrate knowledge and understanding of the

Engineering and Management principles and apply these to one’s own work, as a member

and leader in a team, to manage projects and in multidisciplinary environments. [K6]

12. Life-long learning: Recognize the need for, and have the preparation and ability to

engage in independent and life-long learning in the broadest context of technological

change.[K1]

Table: CO-PO Mapping

PO1

[K3]

PO

2

[K4

]

PO3

[K5]

PO4

[K5]

PO5

[K3]

PO6

[K3]

PO7

[K3]

PO8

[K3]

PO9

[K6]

PO10

[K2]

PO11

[K6]

PO12

[K1]

C405:1

[k2] 1 1 1

C405:2

[k3] 2 1 1 1

C405:3

[k2] 1 1 1

C4O5:

4

[k3]

2 1 1 1

C4O5:

5

[k3]

2 1 1 1

C4O5:

6

[k2]

1 1 1

Averag

e 1.5 1 1 1

Page 43: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

43

PROGRAM SPECIFIC OUTCOMES (PSOs]

Programme Specific Outcomes (PSO s):

A graduate of the Electronics and Communication Engineering Program will be able to:

PSO 1: use modern tools to design subsystems for simple applications in Embedded Systems

and VLSI. [K3]

PSO 2: apply engineering concepts to find solutions in the fields of Communications, Signal/

Image Processing.. [K3]

CO-PSO MAPPING

PSO1. [K3] PSO2. [K3]

C405.1. [K2] 1

C405.2. [K3] 2

C405.3. [K2] 1

C405.4. [K3] 2

C405.5. [K3] 2

C405.6. [K2] 1

C405(AVG) 1.5

Name of the Teacher: M.Kishore Kumar

Qualification: M.Tech

Designation: Associate Professor

Department: ECE

Signature of the Staff member:

Remarks of the Course Coordinator:

Remarks of the Module Coordinator:

Remarks of the Head of the Department

Page 44: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

44

Optical Communications

Academic Year: 2018-2019 Programme: B.Tech

Year/ Semester: IV/ I Semester Section: A, B & C

Name of the Course: Optical Communications Course Code: RT4104A

Course Outcomes (Along with Knowledge Level):

After successful completion of this course, the student will be able to

CO406.1. Describe the overview of optical fiber communication, ray optics description and

concept of modes-CO1 (K2).

CO406.2. Explain types of fiber materials with their properties and the losses occur in fiber-

(K2).

CO406.3. Discuss various types of connectors, splicing techniques and the related losses-

(K2).

CO406.4. Explain thoroughly the operation and reliability of LED & LASER and able to

classify different types of optical detectors- (K3).

CO406.5. Illustrate the concept of power launching and power coupling techniques for

optical fibers and able to explain the operation of optical receiver-(K3).

CO406.6. Design and analyze optical link and becomes familiar with WDM concepts and

measurement techniques-(K3)

Text Books/ Reference Books suggested:

1. Optical Fiber Communications by Gerd Keiser,Mc Graw-Mill International edition,3rd

Edition,2000-(T1).

2. Optical Fiber Communications by John M.Senior, PHI, 2nd

Edition,2002-(T2).

3. Fiber Optic Communications by D.K. Myanbev,S.C.Gupta,L.Scheiner,Pearson

Education,2005-(T3).

S.No Course Outcome level of

Attainment

Proficiency Level

1 C406:1 70 % 50 %

2 C406:2 70% 50 %

3 C406:3 60% 50 %

Page 45: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

45

4 C406:4 70 % 50 %

5 C406:5 70% 50 %

5 C406:6 70% 50 %

S#

Course

Outcom

e

Knowl

edge

Level

Contents

No. of

Hours

Required

Pedago

gy

Teachin

g aids

Book

referen

ce

Unit I:Overview of Optical Fiber Communication

1. CO1 K2

1.1 Understand Historical

Development 1 Lecture

Chalk &

Board T2

1.2 Explain The general

System, Advantages

of optical fiber

communications

1 Lecture Chalk &

Board T2

1.3 Describe Optical

fiber wave guide

introduction

1 Lecture Chalk &

Board T2

1.4 Explain Ray theory

transmission, Total

internal reflection

1 Lecture Chalk &

Board T2

1.5 Explain Acceptance

angle, Numerical

Aperture with problems

2 Lecture Chalk &

Board T2

1.6 Explain Skew rays 1 Lecture Chalk &

Board T2

1.7 Explan Cylindrical

fiber modes-V number 1 Lecture

Chalk &

Board T2

Page 46: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

46

1.8 Explain Mode

coupling, Step Index

Fibers

1 Lecture Chalk &

Board T2

1.9 Explain Graded Index

Fibers 1 Lecture

Chalk &

Board T2

1.10 Explain Single mode

fibers- Cut off

Wavelengths

1 Lecture Chalk &

Board T2

1.11 Explain Mode field

diameter, Effective

Refractive index

1 Lecture Chalk &

Board T2

Total no. of hours: 12

Unit II- Fiber materials

2. CO2 K2

2.1 Explain Glass,

Halide,ActiveGlass,Chalg

enide glass, Plastic optic

fibers

1 Lecture Chalk &

Board T2

CO2 K2

2.2 Explain Signal

distortion in optical fibers-

Attenuation

1 Lecture Chalk &

Board T1

2.3 Explain Absorption 1 Lecture

Chalk &

Board T1

2.4 Explain Scattering &

Bending losses 1 Lecture

Chalk &

Board T1

2.5 Explain Core &

Cladding losses 1 Lecture

Chalk &

Board T1

2.6 Explain Information

Capacity determination,

Group delay

1 Lecture Chalk &

Board T1

2.7 Describe Types of 1 Lecture Chalk & T1

Page 47: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

47

Dispersion Material

dispersion

Board

2.8 Explain Wave guide

dispersion & Polarized

mode dispersion

2 Lecture Chalk &

Board T1

2.9 Explain Intermodal

dispersion, Pulse

broadening in

Graded index fiber

2 Lecture Chalk &

Board T1

Total no. of hours: 11

Unit III: Optical Fiber Connectors

3. CO3 K2

3.1 Describe Connector

types 1 Lecture

Chalk &

Board T1

3.2 Explain Single mode

fiber connectors and

Connector return loss

1 Lecture Chalk &

Board T1

3.3 Explain Fiber splicing

– Splicing techniques,

Splicing single mode

fibers

2 Lecture

PPT

Chalk &

Board

Projector

T1

3.4 Explain Fiber

alignment and joint

loss

1 Lecture Chalk &

Board T1,T2

3.5 ExplainMultimode

fiber Joints, Single mode

fiber joints

1 Lecture Chalk &

Board T1,T2

Total no. of hours: 6

Unit IV: Optical Sources

4. CO4 K3 4.1 Explain LEDS,

Structures 1

Lecture

PPT

Chalk &

Board

Projector

T1

Page 48: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

48

CO4 K3

4.2 Describe Materials 1 Lecture

Chalk &

Board T1

4.3 Illustrate Quantum

efficiency and power 1 Lecture

Chalk &

Board T1

4.4 Explain Modulation

and Power bandwidth

with problems

1 Lecture Chalk &

Board T1

4.5 Explain Injection laser

diodes-modes,

threshold conditions

1 Lecture Chalk &

Board T1

4.6 Illustrate External

quantum efficiency 1 Lecture

Chalk &

Board T1

4.7 Laser diode rate

equations 1 Lecture

Chalk &

Board T1

4.8 Explain Resonant

frequencies and

Reliability of LED

and ILD

1 Lecture Chalk &

Board T1

4.9 Describe Optical

detectors: Physical

principles of PIN & APD

1 Lecture Chalk &

Board T1

4.10 Interpret Detector

Response time 1 Lecture

Chalk &

Board T1

4.11 Illustrate

Temperature effect

on Avalanche gain

and Comparison of

Photo detectors

1 Lecture Chalk &

Board T1

Total no. of hours: 11

Page 49: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

49

Unit V: Source to fiber power launching

5. CO5 K3

5.1 Describe Output

patterns 1 Lecture

Chalk &

Board T1

5.2 Explain Power

coupling 1 Lecture

Chalk &

Board T1

5.3 Illustrate Power

launching, Equilibrium

Numerical aperture

1 Lecture Chalk &

Board T1

5.4 Explain Laser diode to

fiber coupling 1 Lecture

Chalk &

Board T1

5.5 Explain Optical

Receivers operations:

Fundamental

Receiver operation,

Digital signal

transmission, Error

sources with problems

2 Lecture Chalk &

Board T1

K3

5.6 Explain Receiver

configuration 1 Lecture

Chalk &

Board T1

5.7 Explain Digital

Receiver performance,

Probability of error

1 Lecture Chalk &

Board T1

5.8 Interpret Quantum

limit and Analog receivers 1 Lecture

Chalk &

Board T1

Total no. of hours: 9

Unit VI: Optical system design

6. CO6 K3

6.1 Explain

Considerations,

Component choice

1 Lecture Chalk &

Board T1

Page 50: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

50

Name of the Teacher: P. Gopala Reddy

Qualification: M.Tech

Designation: Assistant professor

Department: Electronics and communication engineering

Signature of the Staff members:

Remarks of the Course Coordinator:

Remarks of the Module Coordinator:

Remarks of the Head of the Department:

6.2 Illustrate Link power

budget 1 Lecture

Chalk &

Board T1

6.3 Interpret Rise time

budget with examples 1 Lecture

Chalk &

Board T1

6.4 Explain Line coding in

optical links 1 Lecture

Chalk &

Board T1

6.5 Explain WDM,

Necessity, Principles 1 Lecture

Chalk &

Board T1

6.6 Explain Measurement

of Attenuation &

Dispersion

3 Lecture Chalk &

Board T1

6.7 Explain Eye pattern 1 Lecture

Chalk &

Board T1

Total no. of hours: 9

Page 51: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

51

Computer Networks

Academic Year: 2018-2019 Programme: B.TECH ECE

Year/ Semester: IV/I Section: B

Name of the Course: Computer Networks Course Code: RT41042

Course Outcomes (Along with Knowledge Level):

After Completion of this course the student will be able to

CO-1: List the concepts of Computer Network Models. (K1)

CO-2: Understand that there are fundamental limits to any communications system. (K2)

CO-3: Interpret the Transmission media and Carrier sensing in telecommunications. (K3)

CO-4: Illustrate Data Routing Algorithm and Protocols in Communication systems. (K3)

CO-5: Understand reliable transmission and other stateful protocols. (K2)

CO-6: Discover Applications in Communication Systems. (K3)

Text Books Suggested:

1. Computer Networks — Andrew S Tanenbaum, 4th Edition. Pearson,

Education/PHI.

2. Data Communications and Networking – Behrouz A. Forouzan.Third Edition

TMH.

Reference Books Suggested:

1. An Engineering Approach to Computer Networks-S.Keshav, 2nd

Edition,

Pearson Education.

2. Understanding communications and Networks, 3rd

Edition, W.A.Shay, Thomson.

Targeted Proficiency Level (For each Course Outcome):

Course Outcome Target proficiency Level Level of Attainement

CO-1 60% 50%

CO-2 60% 50% CO-3 60% 50% CO-4 60% 55% CO-5 65% 50% CO-6 60% 50%

Page 52: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

52

S# Course

Outcome

Knowle

dge

Level

Contents No. of

Hours

Required

Pedagogy Teaching

aids

Remarks

1

CO-1 K1

INTRODUCTION

: OSI 1

Lecture

with

Discussion

Black Board

2 TCP/IP 2

Lecture

with

Discussion

Black Board

3 ARPANET 1

Lecture

with

Discussion

Paper

Presentation

4 Internet 1

Lecture

with

Discussion

& Tutorial

Black Board

5 Novell Networks 1

Lecture

with

Discussion

Black Board

6 Network

Topologies 3

Lecture

with

Discussion

Black Board

9

CO-2 K2

PHYSICAL

LAYER: Types

of medias and

copper and

twisted pair

1 Integrated

Teaching

Black Board

& Projector

10 Fiber optics and

wireless medias 1

Assignmen

t E-Resources

11

Switching and

encoding

asynchronous

communications

2

Lecture

with

Discussion

& Tutorial

Black Board

12 Narrow band

ISDN 1

Lecture

with

Discussion

Black Board

13 Broad band 1 Lecture Black Board

Page 53: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

53

ISDN with

Discussion

14 ATM 1 Seminar Paper

Presentation

15

CO-3 K3

DATA LINK

LAYER: Data

link layer design

issues

1

Lecture

with

Discussion

Black Board

16 Error detection

and correction 1

Integrated

Teaching Black Board

17 CRC and

Hamming code 2

Integrated

Teaching Black Board

18

Elementary

protocol-stop and

wait

1

Lecture

with

Discussion

Black Board

19 Sliding window

protocol 1 Seminar

Paper

Presentation

20 ALOHA 2

Lecture

with

Discussion

& Tutorial

Black Board

21 MAC addresses 1 Integrated

Teaching

Black Board

& Projector

22 Carrier sense

multiple access 1 Seminar

Paper

Presentation

23 IEEE 802.X 2 Symposiu

m Black Board

24 Standard

Ethernet 1

Lecture

with

Discussion

Black Board

25 Wireless LAN’s 1

Lecture

with

Discussion

Black Board

26 Bridges 2

Lecture

with

Discussion

Black Board

27 CO-4 K3 NETWORK 1 Lecture Black Board

Page 54: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

54

LAYER: Virtual

circuit and

Datagram

subnets

with

Discussion

28

Routing

algorithm

shortest path

routing

2

Lecture

with

Discussion

& Tutorial

Black Board

29 Hierarchical

routing 2 Seminar

Paper

Presentation

30 Broad cast, Multi

cast 2

Lecture

with

Discussion

Black Board

31 Distance vector

routing algorithm 2

Lecture

with

Discussion

Black Board

32 Broadcast routing 1 Seminar Paper

Presentation

33 Rotary for

mobility 1

Lecture

with

Discussion

Black Board

34

Congestion

Control

algorithms

2

Lecture

with

Discussion

Black Board

35

The network

layer in the

Internet and in

the ATM

Networks

1 Seminar Paper

Presentation

36

CO-5 K2

TRANSPORT

LAYER:

Transport

Services

3

Lecture

with

Discussion

Black Board

37 TCP Protocol 2

Lecture

with

Discussion

& Tutorial

Black Board

38 UDP Protocol 2 Seminar Black Board

Page 55: S.NO CONTENTS PAGE NO. - srivasaviengg.ac.in B. Tech Ist Sem 2018-19.pdfVLSI Design 15-19 9. Digital Image Processing 20-26 10. Computer Architecture and organization 27-32 11. Radar

55

& Projector

39 ATM AAL Layer

Protocol 2 Seminar

Paper

Presentation

40

CO-6 K3

APPLICATION

LAYER:

Network Security

2

Lecture

with

Discussion

Black Board

41 Domain name

System 1

Lecture

with

Discussion

Black Board

42 SNMP 1

Lecture

with

Discussion

Black Board

43 Electronic Mail 1

Lecture

with

Discussion

& Tutorial

Black Board

44 WWW WEB 1

Lecture

with

Discussion

Black Board

45 Multi Media 2 Seminar Paper

Presention

Total No. Of Hours 63

Name of the Teacher: D.A.S.DEVI

Qualification: M.Tech (Ph.D)

Designation: Asst. Professor

Department: CSE

Signature of the Staff member:

Remarks of the Course Coordinator:

Remarks of the Module Coordinator:

Remarks of the Head of the Department: