SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering...

52
Department of Electronics & Communication Engg., SIT, Tumkur 1 SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. ELECTRONICS AND COMMUNICATION ENGINEERING AY : 2017-18 (Applicable to 2015-16 Batch)

Transcript of SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering...

Page 1: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 1

SCHEME & SYLLABUS

OF

V & VI SEMESTERS B.E.

ELECTRONICS AND COMMUNICATION ENGINEERING

AY : 2017-18

(Applicable to 2015-16 Batch)

Page 2: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 2

Vision

To create professionally competent and socially sensitive

Electronics and Communication engineers capable of working in

multicultural global environment.

Mission

To provide a congenial environment for superior learning

experience and offer high quality education relevant to the

current and future needs of the society and careers of students

in the field of Electronics and Communication Engineering.

Programme Educational Objectives : The graduates of Electronics and Communication engineering programme are able to : a) Design and build systems for providing solutions to real life

problems in the area of Electronics and Communication. b) Be a successful entrepreneur, build careers in Industry,

government, public sector undertakings, pursue higher

education and research. c) Work individually, within multidisciplinary teams and lead

the team following sound professional and ethical practices.

Page 3: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 3

Program Outcomes: Graduate attributes

At the end of the programme, graduate of Electronics and communication engineering programme will be able to: a) Apply knowledge of mathematics, sciences, and engineering to solve

engineering problems in the area of electronics and communication :Engineering knowledge.

b) Identify, formulate, and analyze problems in the area of microelectronics, communication and embedded systems: Problem analysis.

c) Design solutions for complex problems and design/develop system components or processes that meet the specifications taking into consideration public health, safety, cultural,societal and environmental consideration: Design/development of solutions.

d) Conduct investigations of complex problems that cannot be solved by straight forward application of knowledge, and that which may not have a unique solution considering appropriate constraints which may not have been specified in the problem: Conduct investigations of complex problems.

e) Use modern engineering tools/software like DSK, XILINX, KEIL, Cadence etc to analyze and design systems: Modern tool usage.

f) Show the understanding of impact of engineering solutions on the society and will be aware of contemporary issues: The engineer and society.

g) Understand the impact of engineering solution in societal and environmental context: Environment and sustainability.

h) Demonstrate knowledge of professional and ethical responsibilities: Ethics.

i) Work effectively as an individual, and as a member or leader in diverse teams and in multidisciplinary settings: Individual and team work.

j) Communicate effectively both in oral and written form: Communication.

k) Demonstrate ability to manage projects using knowldege and understanding of the engineering and management principles: Project management and finance.

l) Develop confidence for self education and life long learning: Life-long learning.

Page 4: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 4

Page 5: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 5

Page 6: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 6

Page 7: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 7

Page 8: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 8

Page 9: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 9

Page 10: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 10

Suggested Streams

Elective subjects

Communication

Optical Fiber Communication

ECE**

GSM ECE**

Advanced Multimedia

ECE**

Satellite Communication

ECE9

RF & Microwave

Circuit Design ECE**

Radar Systems ECE**

Error Control Coding ECE**

Advanced Wireless

Communication ECE**

Signal Processing

Fundamentals of Digital Image

Processing ECE13

Speech Processing

ECE**

Advanced Signal

Processing ECE**

DSP Algorithms & Architecture

ECE10

Wavelet transforms

ECE**

Pattern Recognition

ECE**

Artificial Neural

Networks ECE**

Random Processes

ECE1

Advanced Digital Image Processing

ECE**

VLSI Low Power

VLSI Design ECE7

Analog and Mixed mode VLSI design

ECE**

RF Integrated Circuits ECE**

ASIC Design ECE12

VLSI Testing and

Verification ECE**

Computers

System Programming &

OS ECE**

Advanced Computer

Architecture ECE2

Parallel Processing and

Distributed systems ECE**

Communication Networks

Optical Networks

ECE**

Ad hoc Wireless Networks

ECE**

Modeling & Data Networks

ECE**

Cryptography and Network

Security ECE6

Wireless Sensor

Networks ECE**

Embedded systems

ARM Processor

ECE3

Embedded Systems ECE11

Applied Embedded Systems ECE**

Real time systems ECE**

Others Power

Electronics ECE14

Numerical methods

and applications

ECE**

Consumer Electronics

ECE5

Page 11: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 11

DIGITAL SIGNAL PROCESSING

Contact Hours/ Week : 4 Credits : 4

Total Lecture Hours : 52 CIE Marks : 50

Total Tutorial Hours : 0 SEE Marks : 50

Sub. Code : CES-8

Prerequisites: Signals and Systems. Course Outcomes:

At the end of the course, a student will be able to CO 1 Represent and process information in digital domain as a function of

time or frequency. CO 2 Compute the representation efficiently using FFT algorithms and linear

filtering approaches CO 3 Design a digital FIR filter for a given specification CO 4 Design a digtial IIR filter for a given specification

CO 5 Realize digital filters as linear systems using different structures in applications like resonators, sinusoidal generator, notch filter

UNIT I

Introduction to Digital Signal Processing: Basic elements of a Digital Signal Processing system, advantages of digital over analog signal processing, Concept of frequency in continuous-time and discrete-time domain (Section 1.3 of Text book), Importance of Sampling (Section of 1.4 of Text book),

Frequency ranges of natural signals (Section 4.2.10 of Text book). Discrete Fourier Transform: Introduction, Fourier representations of finite-duration sequences, Properties of DFT, Linear convolution using DFT,

Computation of Circular convolution and correlation, Relationship of DFT to other transforms, Spectral analysis using DFT, Filtering of long sequences: Overlap-save method and overlap-add method. 12 hours

UNIT II Efficient Computation of DFT – Fast Fourier Transform Algorithms: Increasing the resolution (2N point DFT from N point DFT), Decimation-in-time and decimation-in-frequency radix-2 FFT and IFFT algorithms, signal

flow graphs, Efficient computation: 2, N point DFT from one N-point DFT, Linear filtering approach to computation of the DFT:- Goertzel algorithm and Chirp-z transform algorithm.

Discrete Cosine Transform (DCT): Type-II DCT Pair, Properties of DCT and Applications of DCT. (Qualitative analysis) 10 hours

Page 12: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 12

UNIT III Design and Realization of Filters: Ideal filter characteristics, low-pass,

high-pass and band-pass filters Design of FIR filters: Issues in filter design, importance of linear phase, Frequency response of linear phase FIR filters, Locations of zeros of FIR filters, Design techniques of FIR filters- Windowing method and Frequency

sampling method Basic structures for FIR systems: Direct, Cascade, Linear Phase and Frequency sampling structures. Applications of FIR filters: Design of Hilbert transformer and Ideal differentiators. 10 Hours

UNIT IV

Design of IIR filters: Elementary properties of IIR filters, Techniques for

determining IIR filter coefficients, Frequency transformations in analog domain. Digital filter design from continuous-time filters- Impulse invariant technique and Bilinear transformation methods. Basic structures for IIR systems: Direct, Cascade, and Parallel structures.

Comparison of FIR and IIR filters. 12 hours

UNIT V Applications of DSP: Linear-time invariant systems as frequency selective

filters: digital resonators, notch filters, digital sinusoidal generators, comb filters, all-pass filters, Minimum phase systems, Maximum-phase and Mixed-phase systems, Dual tone Multi frequency (DTMF) signal detection, Musical

sound processing. 08 Hours TEXT BOOK:

1 J. G. Proakis and D. G. Manolakis

Digital Signal Processing: Principles, Algorithms and Applications, Fourth Edition, PHI, 2006.

REFERENCE BOOKS:

1 S. K. Mitra Digital Signal Processing: A computer-Based Approach. TMH. 4/E, 2013.

2 Lonnie C. Ludeman Fundamentals of digital signal processing, John Wiley & sons. 2009.

3 A. V. Oppenheim and R. W. Shafer

Discrete-Time Signal Processing, PHI, 3/E, 2014

4 Vinay K. Ingle and John G. Proakis

Digital Signal Processing Using MATLAB: A Problem Solving Companion,

Page 13: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 13

COMMUNICATION CHANNELS & MICROWAVE ENGINEERING

Contact Hours/ Week : 4 Credits : 4

Total Lecture Hours : 52 CIE Marks : 50

Total Tutorial Hours : 0 SEE Marks : 50

Sub. Code : 5EC01

Prerequisites: Fields and Waves.

Course Outcomes: At the end of this course, the student should be able to

CO1 Evaluate the parameters of transmission lines analytically & graphical

approach. CO2 Design stubs & waveguides.

CO3 Design planar transmission lines and microwave filters. CO4 Analyze microwaves using VSWR meter and slotted line.

CO5 Derive S-matrix for waveguide Tees and passive devices: circulators,

isolators, directional couplers, phase shifters.

CO6 Compare the working of vacuum tube and solid state devices.

UNIT 1

a. RF Transmission Lines: Parameters, Line equations, Lossless line,

Distortion less line, Input impedance, reflection coefficients, transmission

co-efficient, SWR, standing wave patterns, mismatch losses.

b. Smith charts: Solve transmission line problems analytically & verify by

graphical approach. 10 hours

UNIT 2 a. Impedance transformations for matching: (i) QWT: Input impedance,

applications, multi sections, multiple reflections. (ii) Single stub impedance matching (Analytical & Smith Chart

Approach). (iii)Double stub impedance matching (Smith Chart Approach).

Page 14: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 14

b. Waveguides: The TEm,n and TMm,n waves in rectangular waveguides, Excitation of waveguides, Guide terminations, Rectangular resonant

cavity. 12 hours UNIT 3

a. Planar transmission lines: strip line, microstrip line, coplanar waveguide, slot lines, Power handling capability of microwave

transmission lines. b. Microwave Filters: Design of Low Pass Filter. c. Microwave measurements: Introduction, slotted line, spectrum analyzer,

network analyzer, VSWR meter & measurements. 10 hours

UNIT 4

a. Microwave network theory: Symmetrical Z and Y matrices for

reciprocal network, S matrix representation of Two-port & multi-port network.

b. Microwave passive devices: Coaxial connectors and adopters, Matched termination, Wave guide corners & bends, Coaxial to wave guide

adopters, Coupling loops, Phase shifters, Attenuators, Wave guide Tees, Magic Tees, Isolators, Circulators, Directional couplers. 10 Hours

UNIT 5

a. Microwave vacuum tube devices: Klystron (Oscillator & Amplifier), Magnetrons, TWT.

b. Microwave solid state devices: Schottky diode, PIN diode, GUNN diode.

10 Hours Text Books:

1 Matthew N. O.

Sadiku and S.V. Kulkarni

Principles of Electromagnetics. Ed 6. Oxford Univ. Press. 2015.

2 David M. Pozar “Microwave Engineering”, 4th edition, John Wiley & Sons Inc. 2012.

3 Annapurna Das,

Sisir K Das

Microwave Engineering -, TMH, Ed 3, 2009.

Reference Book:

1 Samuel Y Liao Microwave Devices and Circuits, PHI, Ed 3,

1999.

Page 15: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 15

DIGITAL SYSTEMS DESIGN USING VERILOG

Contact Hours/ Week : 4 Credits : 4

Total Lecture Hours : 52 CIE Marks : 50

Sub. Code : 5EC02 SEE Marks : 50

Prerequisites: Digital Electronic Circuits

COURSE OUTCOMES: At the end of course students must be able to

CO1 Write Verilog code describing the hardware of a digital system at different levels of abstraction, simulate and verify design.

CO2 Distinguish between architectures of ROMs, PALs, PLAs, FPGA and

CPLDs and use Verilog to produce digital designs suitable for implementation on PLDs.

CO3 Design network and control networks for arithmetic operation (addition,

multiplication and division) and describe the hardware using Verilog (different abstract levels).

CO4 Apply algorithmic state machines (ASMs) approach for large-size digital system design and develop FSM for real time design. Understand Moore

and Mealy machines, state diagrams.

Unit 1 Introduction to HDL, history of HDLs, capabilities, hardware abstraction.

Units and ports, verilog constructs, verilog operators, Different types of modeling(Gate level, Data flow & Behavioral in brief), assign,if-else, case, loops, always statements. 12 Hours

Unit 2 Basic concepts: function statements, Lexical conventions, data types, system tasks and compiler directives, Timing and delays Types of delay models, path delay models, synthesis concepts, Verilog Test benches (examples) Different

styles of coding techniques with examples. 10 Hours

Unit 3 Designing With Programmable Logic Devices: Read-only memories,

Programmable logic arrays (PLAs), Programmable array logic (PLAs), Other sequential programmable logic devices (PLDs), Introduction to FPGA and CPLD architecture. 10 Hours

Unit 4 Design of networks for arithmetic operations: Design of a serial adder with accumulator, State graphs for control networks, Design of a binary multiplier, Multiplication of signed binary numbers, Design of a binary divider.

10 Hours

Page 16: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 16

Unit 5 Floating-Point Arithmetic: Representation of floating-point numbers, Floating-

point multiplication, Other floating-point operations. Digital Design with SM Charts: State machine charts, Derivation of SM charts, Realization of SM charts. Alternative realization for SM charts using microprogramming, Microprogramming. Mealy sequential network design,

design of a Moore sequential network, dataflow, behavioral, structural models of sequential machine. 10 Hours TEXT BOOKS:

1 Samir Palnitkar

Verilog HDL ,Pearson Education ,Second

edition, 2013.

2 Charles H. Roth. Jr.

Digital Systems Design using VHDL, Thomson Learning, Inc, 2nd edition 2008.

REFERENCE BOOKS:

1 James Lee Verilog Quick Start - A Practical Guide to Simulation and Synthesis in Verilog, Springer Third Edition, 2002.

2 Nazein M. Botros HDL programming(VHDL and Verilog), Dreamtech press, 1st edition, 2006.

DIGITAL SIGNAL PROCESSING LAB

Lab Hours/ Week : 3 Credits : 1.5

Sub. Code : 5ECL1 CIE Marks : 50

SEE Marks : 50

Course outcomes: At the end of the course the student will be able to

CO1 Compute the response of an LTI system to a natural signal, given the impulse response of the LTI system using MATLAB.

CO2 Compute the autocorrelation of a given signal.

CO3 Compute the strength of different frequency components of the discrete-time signal.

CO4 Verify the following:

Page 17: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 17

(i) process of sampling using discrete Fourier time (DFT) analysis

(ii) zero padding and interpolation properties of DFT

CO5 Design a finite impulse response filter to remove the noise from a noisy signal given the pass and stop band specifications using the method of windowing.

CO6 Design an infinite impulse response filter to remove noise from a

noisy signal given the pass band and stop band specifications using Butterworth approximation and implement the same on a digital signal processor.

CO7 Design an infinite impulse response filter to remove noise from a

noisy signal given the pass band and stop band specifications using Chebyschev approximation.

CO8 Design an all pass filter that imparts a 90o phase shift on the input

signal while retaining the magnitude.

CO9 Design a digital system whose output is approximately directly proportional to the rate of change of the input.

CO10 Implement basic DSP operations (eg. Linear convolution, Circular

convolution, Discrete Fourier Transform) on a digital signal processor.

PART - A: Experiments using MATLAB

1. Generation of signals

2. Linear filtering in time and frequency domains

3. DTFT of discrete-time signals

4. Discrete Fourier transform

5. Spectral analysis using DFT

6. Design of IIR Butterworth low pass filters

7. Design of IIR Chebyshev low pass filters

8. Design of low pass FIR filters using windowing

9. Application of FIR filters: Design of Differentiator and Hilbert

transformer.

Page 18: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 18

PART - B: Signal processing experiments using TMS3206713 kits 1. Linear convolution

2. Circular convolution

3. DFT computation

4. Design of IIR Butterworth low pass filters and verification using

synthesized signals.

PART – C : Open Ended Experiments

Experiments on DSP Processor

1. Read a speech signal and play back the same using a DSP processor.

2. Read an image and display the same using DSP processor. 3. Record a speech signal, add high frequency noise to that and obtain the

noisy signal. Now, remove the noise by implementing an FIR filter using DSP processor.

4. Record a speech signal, add high frequency noise to that and obtain the noisy signal. Now, remove the noise by implementing an IIR filter using DSP processor.

Experiments on Matlab

1(a) Design a digital highpass filter H(z) to be used in an A/D-H(z)-D/A structure to satisfy the specifications given in the figure below. The sampling rate is fixed at 1000 samples/sec.

Page 19: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 19

1(b) Design an IIR digital bandpass filter with -3 dB lower cutoff of 0.4π rad. and upper cutoff of 0.5 π rad. The transition band for both upper and lower frequencies is 0.1π rad with minimum stopband attenuation of atleast 40 dB.

2(a) Design a FIR bandpass filter to pass a signal within frequencies 4 kHz and 8 kHz, with two transition regions not exceeding 0.5 kHz. Also, the attenuation in the stopband and passband can’t exceed 50 dB. Let the

sampling frequency be 44 kHz. 2(b) Design a digital notch filter of the form

y[n] = b0x[n]+b1x[n-1]+b2x[n-2] to remove 60 Hz AC power supply interference from ECG signal. Let the sampling rate be 300 Hz.

PART D: Study Experiments

Real Time experiments using TMS320C6713 kits

1. Sine Wave Generation 2. Use of on board DIP switches and LEDs

3. Single Echo Generation 4. DTMF Generation and Detection

DIGITAL SYSTEM DESIGN LAB

Lab Hours/ Week : 3 Credits : 1.5

Sub. Code : 5ECL2 CIE Marks : 50

SEE Marks : 50

Pre requisites: Digital Electronic Circuits Course Outcomes:

On completion of this course students should be able to : CO1 Verify the functionality of combinational circuits like adders

circuits, 2 to 4 Decoder, 4:1 multiplexer using simulator.

CO2 Verify the functionality of 8 to 3 encoder (with and without priority), 4 bit code converter 1 to 4 demultiplexer and multiplexer using simulator.

CO3 Verify the functionality of D, T and JK flip flops using simulator.

Page 20: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 20

CO4 Design a 4 – bit binary updown counter, Sequence detector (overlapping & non overlapping) and simulate the design.

CO5 Design a 4 x 4 unsigned binary multiplier and simulate the design.

CO6 Write verilog code to generate square, triangular, ramp waveforms. Download the code on to the FPGA kit and display waveforms on CRO.

CO7 Write verilog code to control the speed, direction of stepper motor and download the code on to the FPGA kit.

CO8 Write verilog code to control the speed, direction of DC motor and download the code on to the FPGA kit.

CO9 Design finite state machines to describe the functionality of Digital design and simulate.

PROGRAMMING 1. Verilog code to realize all the logic gates.

2. Verilog program for the following combinational designs

a. half adder and full adder b. 2 to 4 decoder

c. 4:1 multiplexer d. 8 to 3 encoder (with and with out priority)

e. 4 bit code converter

f. 1 to 4 demultiplexer

3. Develop the Verilog codes for D, T and JK flip flops.

4. Code on binary addition, multiplication, division

5. Write the hardware description of a 4-bit PRBS (pseudo-random Binary Sequence) generator using a linear feedback shift registers and test it.

6. Write the hardware description of a 8-bit register with shift left and shift right Modes of operation and test its operation.

7. Write the hardware description of a 8-bit register with parallel load and shift Left modes of operation and test its operation

8. Ring counters and Mod counters (10 or 12 ) Write the hardware description of a 4-bit mod-13 counter and test it.

9. Write the hardware description of a 4-bit down counter and test it.

10. Task /function

11. Memory (read/write )

12. Matrix multiplication (2x2 ) for image processing applications

Page 21: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 21

13. Real time clock using FSM

14. Elevator using FSM

15. Programmable up/dpown counter counter

16. File operation reading and writing into a file.

17. Sequence detectors

INTERFACING

1. Code to control speed, direction of DC motor.

2. Code to control speed, direction of stepper motor.

3. Code to generate different waveforms ( square, triangle, ramp) using

DAC.

Open Ended Experiment

1. Write a verilog code to generate Sine waveform for different amplitude

and frequencies.

Page 22: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 22

INFORMATION THEORY AND CODING

Contact Hours/ Week : 4 Credits : 4

Total Lecture Hours : 52 CIE Marks : 50

Sub. Code : 6EC01 SEE Marks : 50

Pre-requisite : Analog Communication, Digital Electronic Circuits, Maths.

Course Outcomes: At the end of the course, the student should be able to CO1 Quantify amount of information of a discrete source with or

without memory using its probabilistic model. CO2 Design an optimal code for a discrete source satisfying various

properties. CO3 Evaluate capacity of Symmetric, Erasure, and cascaded channels. CO4 Design and develop encoder and decoder circuit for error free

communication using linear block codes. CO5 Develop a binary cyclic encoder and decoder circuit for error free

communication. CO6 Perform encoding and decoding of convolution codes.

Unit-1 Information Theory: Measure of Information, Entropy of Zero Memory Source, Properties of Entropy, Information Rate, Extension of Zero Memory Source, Sources with Finite Memory: Markov Sources.

Source Encoding: Properties of codes, Prefix property, Kraft Inequality, Code

Efficiency and Redundancy, Shannon’s Noiseless Coding Theorem, Huffman

Minimum Redundancy code. 12 Hrs

Unit-2

Channels for Communication: Introduction to Communication Channels, Discrete Communication Channels, Entropy Function and Equivocation,

Mutual Information, Properties of Mutual Information, Rate of Information Transmission Over a Discrete Channel, Capacity of a Discrete Memory less Channel, Shannon’s Theorem on Channel Capacity, Symmetric channel, Binary erasure channel and Cascaded channels, Discrete Channels with

Memory, Continuous Channels, Shannon-Hartley Law and its Implications. 10 Hrs

Unit -3

Linear Block Codes: Introduction to Error Control Coding, Example of Error Control Coding, Methods of Controlling Errors, Types of Errors, Types of Codes, Linear Block Codes, Matrix Description of Linear Block Codes, Error Detection and Error Correction Capabilities of Linear Block Codes, Single

Error Correcting Hamming Codes, Table Lookup Decoding using Standard Array. 10 Hrs

Page 23: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 23

Unit -4 Binary Cyclic Codes: Algebraic Structures of Cyclic Codes, Encoding using

an (n-k) Bit Shift Register, Syndrome Calculation, Error Detection and Error Correction, Special Classes of Cyclic Codes: BCH Codes, RS Codes, Majority Logic decodable codes, Shortened Cyclic Codes. Burst Error Correcting Codes. Burst and Random Error Correcting Codes. 10 Hrs

Unit -5

Convolution Codes: Encoding using Time Domain and Transfer Domain Approach, State Diagrams, Tree and Trellis diagrams. Decoding of

Convolution Codes: The Viterbi Algorithm, Turbo codes: Basic turbo coding structure, Performance of turbo codes, turbo decoding. 10 Hrs

Text Books:

1 K. Sam Shanmugam

Digital and Analog Communication

Systems, John Wiley, 1st Edition, 2011

2 Shu Lin and Daniel J Costello

Error Control Coding, Pearson Education

Limited, 2nd Edition, 2011

Reference Books:

1 Simon Haykin Communication Systems, John Wiley,

4th Edition, 2006

2 Dr. P. S. Sathyanarayana

Probability, Information and Coding Theory,

Dynaram Publications, 1992.

3 Simon Haykin Digital Communications , John Wiley, 1st

Edition, 2010.

Page 24: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 24

DIGITAL COMMUNICATION

Contact Hours/ Week : 4 Credits : 4

Total Lecture Hours : 52 CIE Marks : 50

Sub. Code : 6EC02 SEE Marks : 50

Pre requisites: Signals & Systems, Analog Communication, Probability and random process.

Course Outcomes:

Upon successful completion of this course, students will:

CO 1 Derive SNR, Quantization error for PCM, DPCM and DM.

CO 2 Analyze the performance of a Base Band and Pass Band Digital

Communication system.

CO 3 Represent the signals using Gram-Schmidt Orthogonalization

procedure.

CO 4 Analyze the principle of spread spectrum communications under

different jamming conditions.

CO 5 Demonstrate the capacity of self learning and communication skills

through simulation of digital communication systems using MATLAB.

Unit 1 Introduction: Sources and Signals, Basic signal processing operations in

digital communications, Channels for digital communications. Waveform Coding: PCM, Channel noise and error probability, quantization noise and SNR, robust quantization, DPCM, DM, Coding speech at low bit

rates, ADPCM, digital multiplexers. 12 Hrs

Unit 2 Base-band shaping for Data Transmission :Discrete PAM signals, power

spectra of discrete PAM signals (Derivation of power spectra for NRZ only) , ISI, Nyquist’s criterion for distortion less base-band binary transmission, correlative coding, eye pattern, base-band M-ary PAM systems for data transmission, Adaptive Equalization for data transmission. 10 Hrs

Unit 3

Detection of Signals in Noise: Model of Digital Communication System, Gram-Schmidt Orthogonalization procedure, geometric interpretation of signals, response of bank of correlators to noisy input, detection of known

Page 25: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 25

signals in noise, Probability of error, correlation receiver, matched filter receiver. 10 Hrs

Unit 4 Digital Modulation Techniques: Digital Modulation formats, Coherent binary modulation techniques, Coherent quadrature modulation techniques. Non coherent binary modulation techniques, Comparison of binary and

quaternary Modulation techniques. (Derivation of Probability of error equation for Coherent ASK, FSK, BPSK). 10 Hrs

Unit 5

Spread Spectrum Techniques: Spread-Spectrum Overview, Pseudo noise Sequences, Direct-Sequence Spread-Spectrum Systems, Frequency Hopping Systems, Synchronization, Jamming Considerations, Commercial

Applications, and Cellular Systems. 10 Hrs Text Books:

1 Simon Haykin Digital Communications – John Wiley, 2003

2 Bernard Sklar Digital communication –2 edition, Pearson

education, 2007

Reference Books:

1 B.P.Lathi Modern Digital and Analog communication

systems- 3 edition, Oxford University press.

2 K.Sam shanmugam

Digital and Analog communication system –

John Wiley, 1996.

Page 26: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 26

CMOS VLSI DESIGN

Contact Hours/ Week : 4 (L) Credits : 4 Total Lecture Hours : 52 CIE Marks : 50 Sub. Code : 6EC05 SEE Marks : 50

Prerequisites: AEC and DEC. Course Outcomes: At the end of this course students will be able to:

CO-1: Explain the second order effects of MOSFET’s and analyze DC-

characteristics of CMOS inverter for different β ratio.

CO-2: Describe the general steps required for processing of integrated circuits and construct optimized layout for CMOS circuits by applying λ - based design rules.

CO-3: Estimate the delay and power in CMOS logic. CO-4: Design circuits by selecting suitable logic and explain the high speed circuits for various applications. CO-5: Design various arithmetic building blocks, sequential system and

analyze DRAM and SRAM cell.

CO-6: Demonstrate capability of self learning, team work and communication skills.

UNIT – I

MOS Transistor Theory: Introduction, Ideal I-V characteristics, C-V Characteristics, Simple MOS Capacitance Models, detailed MOS Gate Capacitance Model, MOS

diffusion capacitance model, Non ideal I-V Effects, Velocity saturation and Mobility Degradation, Channel Length Modulation, Body effect, Sub threshold conduction, Junction Leakage, Tunneling and Temperature

dependence DC Transfer Characteristic: CMOS Inverter DC Characteristics, Beta Ratio Effect, Noise Margin, Pass Transistor Characteristics. 10 Hrs

UNIT – II CMOS Processing Technology: Introduction, CMOS Technologies: Wafer Formation, Photolithography, Well and Channel Formation, Silicon Dioxide, Isolation, Gate Oxide, Gate

and Source/Drain Formations, Contacts and Metallization, Passivation, Metrology. Layout Design Rules: Well rules, transistor rules, contact rules, metal

rules, via rules, other rules. 10 Hrs

Page 27: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 27

UNIT – III Circuit characterization and performance estimation:

Introduction, delay estimation: RC delay models, linear delay model, logical effort, parasitic delay Logical effort and transistor sizing: delay in a logic gate, delay in multistage logic networks, choosing the best number of stages

power dissipation: static dissipation, dynamic dissipation, low power design. Interconnect: resistance, capacitance, delay, crosstalk. 10 Hrs

UNIT – IV Combinational Circuit Design CMOS Logic circuits, NAND Gate, NOR Gate, Compound Gates, Pass Transistors and Transmission Gates, Tristate buffer, Multiplexers.

Circuit Families: static CMOS, Ratioed Circuits, Cascode Voltage Switch Logic, Dynamic Circuits, Pass-Transistor Circuits BiCMOS logic circuits: Basic BiCMOS circuit, static behavior, switching delay in BiCMOS logic circuits, BiCMOS applications. 12 Hrs

UNIT – V Data path Subsystem

Addition/Subtraction: Single-Bit Addition, Carry-Propagate Addition One/Zero Detectors, Unsigned array multiplication Sequential MOS Logic Circuits

Behavior of Bistable element, SR Latch Circuit, Clocked latch and Flip Flop Circuits, CMOS D-Latch and Edge Triggered Flip-Flop. Semiconductor memories Introduction, dynamic random access memory, static random access

memory. 10 Hrs

Reference Books

1 Neil H.E. Weste,

David Harris, Ayan Banerjee

CMOS VLSI Design,

Pearson Education, 3rd Edition, 2006.

2 Sung MO Kang, Yusuf Leblebici

CMOS Digital Integrated Circuits,

Tata McGraw Hill, 3rd Edition, 2003.

Page 28: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 28

ADVANCED COMMUNICATION LAB

Lab Hours/ Week : 3 Credits : 1.5

Sub. Code : 6ECL1 CIE Marks : 50

SEE Marks : 50

Pre-requisite : Digital Communication, Transmission Lines & Wave Guides &

Microwave Engineering

Course outcomes : After the completion of the lab course, the student should be able to CO1 Illustrate sampling theorem. CO2 Compare different modulation techniques.

CO3 Apply suitable modulation and coding schemes for various applications. CO4 Compute the performance of microwave devices and components. CO5 Analyze the different antenna characteristics. CO6 Design microwave filters using microwave office.

List of experiments:

(1) Flat top sampling (2) TDM for PAM signals (3) ASK, FSK, PSK (4) QPSK, DM, PCM, Eye pattern using MATLAB

(5) Measurement of VSWR for different loads using Microwave Office (6) Microwave experiments

(i) Directional coupler (ii) Ring resonator

(iii) Power divider (iv) Measurement of unknown impedance

(7) Radiation pattern of antenna (Yagi-Uda and Dipole)

Study experiments:

1. DPSK modulation and demodulation

2. Simulation of error control codes and source codes Open ended Experiments:

1. Filter design using Microwave office 2. Receiver module design for a digital communication system for the

following

specifications: i) SNR ii) BER iii) Probability of error

Page 29: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 29

VLSI LAB

Contact Hours/ Week : 3 Credits : 1.5

Sub. Code : 6ECL2 CIE Marks : 50

SEE Marks : 50

Pre requisites: Digital Electronic Circuits, Analog Electronic Circuits,

VLSI Design.

Course Outcomes:

On completion of this course students should be able to :

CO1 Design and simulate CMOS Logic circuit for the given Boolean expression

CO2 Design and simulate circuit for the given Boolean expression

using pass transistor and transmission gate

CO3 Simulate the schematic of sequential circuits using MOSFETs.

CO4 Design and Simulate the schematic of CMOS full adder.

CO5 Verify the DC and transient response of CMOS inverter for the given specification.

CO6 Verify DC, AC and transient response of common drain, common

source and Differential amplifier.

Analog / Digital Design using CADENCE

1. Design CMOS Logic circuit for the given Boolean expression and draw the

schematic and verify the following i) DC Analysis ii) Transient Analysis

2. Design the circuit for the given Boolean expression using pass transistor logic and draw the schematic and verify the following

i) DC Analysis ii) Transient Analysis

3. Design the circuit for the given Boolean expression using transmission gates and draw the schematic and verify the following

i) DC Analysis ii) Transient Analysis

4. Draw the schematic of D – flip flop and T – Flip Flop using MOSFETs and verify the transient analysis.

5. Design a CMOS full adder using minimum number of transistors and draw the schematic and verify the transient analysis.

Page 30: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 30

6. Design an Inverter with given specifications, completing the design flow mentioned below:

a. Draw the schematic and verify the following i) DC Analysis ii) Transient Analysis

b. Draw the Layout and verify the DRC, ERC c. Check for LVS d. Extract RC and back annotate the same and verify the Design

7. Design a Common source amplifier circuit, completing the design flow mentioned below:

a. Draw the schematic and verify the following i) DC Analysis ii) AC Analysis iii) Transient Analysis

b. Draw the Layout and verify the DRC, ERC c. Check for LVS d. Extract RC and back annotate the same and verify the Design.

8. Design a Common drain amplifier circuit, completing the design flow mentioned below:

a. Draw the schematic and verify the following i) DC Analysis ii) AC Analysis iii) Transient Analysis

b. Draw the Layout and verify the DRC, ERC c. Check for LVS d. Extract RC and back annotate the same and verify the Design.

9. Design a Single Stage differential amplifier circuit, completing the design flow mentioned below:

a. Draw the schematic and verify the following i) DC Analysis ii) AC Analysis iii) Transient Analysis

b. Draw the Layout and verify the DRC, ERC c. Check for LVS d. Extract RC and back annotate the same and verify the Design.

Open Ended Experiment:

1. Design of op-amp using differential amplifier, Common source /

Common Drain amplifier

2. Schmitt trigger circuit design

Page 31: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 31

Professional Electives

SPEECH PROCESSING

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE** SEE Marks : 50

Pre-requisite : Signals and systems, Digital Signal Processing

Course Objective : i) To understand the characteristics of speech signal,

ii) To apply signal processing concepts to speech signal, (iii) To get an insight

into a few applications of speech processing.

Unit-I Production and Classification of Speech Sounds: Anatomy and physiology of

speech production, spectrographic analysis of speech, categorization of speech sounds Digital models for the speech signal: The acoustic theory of speech production. 6 Hrs

Unit-2

Time domain models for speech processing: Short-time energy, average magnitude, average zero-crossing rate, speech vs. silence discrimination

using energy and zero-crossings, pitch period estimation using a parallel processing approach, short-time autocorrelation function, average magnitude difference function, pitch period estimation using autocorrelation Short-time Fourier analysis: Fourier transform interpretation, Linear filtering

interpretation, Sampling rates of STFT in time and frequency, Filter bank summation method of short-time synthesis, Overlap addition method of short-time synthesis. 10 Hrs

Unit -3

Homomorphic Speech Processing: Homomorphic systems for convolution, complex cepstrum of speech, pitch detection, formant estimation. 7 Hrs

Unit -4 Linear prediction analysis of speech: Principles of linear prediction, Computation of the gain for the model, Solution of the LPC equations, Comparison between autocorrelation and covariance methods, Frequency

domain interpretation of mean squared prediction error, synthesis of speech from LP parameters, pitch detection and formant analysis using LPC parameters. 8 Hrs

Unit -5

Applications: Speaker recognition systems, speech recognition systems, isolated word recognition, connected word recognition and large vocabulary word recognition, hidden Markov models, Three basic problems of HMM,

Types of HMM. 8 Hrs

Page 32: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 32

Text Book:

1

Lawrence R. Rabiner and

Ronald W. Schafer

Digital processing of speech signals, Second Indian Reprint, Pearson Education 2005

Reference Books:

1 Thomas F. Quatieri Discrete-time speech signal processing Principles and Practice, First Indian Reprint,

Pearson Education 2004

2

Lawrence R.

Rabiner,

Biing-Hwang Juang, B. Yegnanarayana

Fundamentals of speech recognition”, Pearson Education, 2009

ADVANCED SIGNAL PROCESSING

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE** SEE Marks : 50

Pre-requisite : Signals and systems, Digital Signal Processing

Course Objective : To understand the fundamentals of multirate signal processing and its applications in communication systems and signal processing.

Unit-1

Review of Signals and Systems – Discrete time processing of continuous signals - Frequency domain analysis of a digital filter; Quantization error; Fourier Analysis – DFT, DTFT, DFT as an estimate of the DTFT for Spectral

estimation. DFT for convolution, DFT/DCT for compression, FFT. Ideal Vs non ideal filters, Digital Filters – State Space realization, Robust implementation of Digital Filters, Robust implementation of equi – ripple FIR digital filters. 8 Hrs

Page 33: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 33

Unit-2 Multirate Systems and Signal Processing. Fundamentals – Problems and

definitions; Up sampling and down sampling; Sampling rate conversion by a rational factor; Multistage implementation of digital filters; Efficient implementation of multirate systems. 8 Hrs

Unit -3 DFT filter banks and Transmultiplexers – DFT filter banks, Maximally Decimated DFT filter banks and Transmultiplexers. Application of transmultiplexers in communications Modulation. 8 Hrs

Unit -4

Maximally Decimated Filter banks – Vector spaces, Two Channel Perfect

Reconstruction conditions; Design of PR filters Lattice Implementations of Orthonormal Filter Banks, Applications of Maximally Decimated filter banks to an audio signal. 8 Hrs

Unit -5

Introduction to Time Frequency Expansion; The STFT; The Gabor Transform, The Wavelet Transform; The Wavelet transform; Recursive Multi resolution Decomposition. 7 Hrs

Text Books:

1 Roberto Cristi Modern Digital Signal Processing, Cengage Publishers, India, (erstwhile Thompson Publications), 2003.

Reference Books:

1 S.K. Mitra Digital Signal Processing: A Computer Based Approach‖ , III Ed, Tata McGraw Hill, India,

2007.

2 E.C. Ifeachor and

B W Jarvis

Digital Signal Processing, a practitioners approach,” II Edition, Pearson Education, India, 2002 Reprint.

3 Proakis and

Manolakis

Digital Signal Processing, Prentice Hall 1996 (third edition).

Page 34: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 34

DSP ALGORITHMS AND ARCHITECTURE

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE10 SEE Marks : 50

Pre-requisite : Digital Signal Processing, Microcontrollers Course Outcomes:

At the end of the course, the students will be able to CO1: Analyse the basic Digital signal processing concepts from DSP processor implementation point of view. (L2) CO2: Describe and analyse architectural features of a Programmable DSP

device. (L2) CO3: Illustrate architecture, Hardware and software features of TMS320C54xx. (L3)

CO4: Develop ALP for TMS320C54xx DSP processors exploring different functional units and addressing modes (L3) CO5: Develop ALP for TMS320C54xx DSP processors to implement basic DSP algorithms such as FFT, FIR filter, IIR filters. (L3)

CO6: Design an interfacing circuit to connect DSP processor to memory and peripherals.(L3)

Unit-1

Introduction to Digital Signal Processing

Introduction, A Digital Signal-Processing System, The Sampling Process, Discrete Time Sequences, Discrete Fourier Transform (DFT) and Fast Fourier

Transform (FFT), Linear Time-Invariant Systems, Digital Filters, Decimation and Interpolation. Architectures for Programmable Digital Signal-Processing Devices: Introduction, Basic Architectural Features, DSP

Computational Building Blocks. 8 Hrs

Unit-2 Architectures for Programmable Digital Signal-Processing

Devices(Contd…): Bus Architecture and Memory, Data Addressing Capabilities, Address Generation Unit, Programmability an Program Execution, Speed Issues, Features for External Interfacing. Programmable

Digital Signal Processors: Introduction, Commercial Digital Signal-processing Devices, Architecture of TMS320C54xx Digital Signal Processors, Data Addressing Modes of TMS320C54xx Processors. 8 Hrs

Unit -3

Programmable Digital Signal Processors (Contd…): Memory Space of TMS320C54xx Processors, Program Control, TMS320C54xx Instructions and Programming, On-Chip peripherals, Interrupts of TMS320C54xx Processors, Pipeline Operation of TMS320C54xx Processors. 8 Hrs

Page 35: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 35

Unit -4 Implementations of Basic DSP Algorithms

Introduction, The Q-notation, FIR Filters, IIR Filters, Implementation of FFT Algorithms, Introduction, An FFT Algorithm for DFT Computation, A Butterfly Computation, Overflow and Scaling, Bit-Reversed Index Generation, FFT Implementation on the TMS320C54xx,Computation of the Signal Spectrum.

8 Hrs

Unit -5 Interfacing Memory and Parallel I/O Peripherals to Programmable DSP

Devices Introduction, Memory Space Organization, External Bus Interfacing Signals, Memory Interface, Parallel I/O Interface, Programmed I/O, Interrupts and

I/O, Direct Memory Access (DMA). 7 Hrs Text Book:

1 Avatar Singh and S. Srinivasan

Digital signal processing Implementations using DSP microprocessors with examples from TMS320C54xx, Tenth Indian Reprint, Cengage Learning, 2010

Reference Books:

1 Texas Instruments TMS320C54x DSP Reference Set Vol. 1: CPU and peripherals, 2001

2 Texas Instruments TMS320C54x DSP Reference Set Vol. 2: Mnemonic

Instruction Set, 2001

3 Ifeachor E. C., Jervis B. W.

Digital signal processing: A practical approach 2e, Pearson Education, 2002

4 B. Venakataramani and M. Bhaskar

Digital signal processors, TMH, 2002

WAVELET TRANSFORMS

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE** SEE Marks : 50

Pre-requisite : Signals and systems, Digital Signal Processing

Course Objective : To establish the theory necessary to understand and use wavelets in signal processing

Unit-1

Introduction: Review of Fourier theory, why wavelets, filter banks, multi-resolution analysis?

Page 36: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 36

Continuous time bases and wavelets: Introduction, C-T wavelets, definition of CWT, CWT as a correlation, Constant Q-Factor filtering interpolation and

time-frequency resolution, CWT as an operator, inverse CWT. 10 Hrs

Unit-2

Discrete-time bases and wavelets: Approximation of vectors in nested linear vector spaces, (i) example of approximating vectors in nested subspaces of a finite dimensional linear vector space: (ii) example of approximating vectors in

nested subspaces of an infinite dimensional of vectors in linear vector spaces. 8 Hrs

Unit -3 Multi-resolution analysis: Formal definition of MRA, construction of a general

orthonormal MRA (i) scaling function and subspaces, (ii) implication of dilation equation and orthogonality, a wavelet basis for MRA (i) two scale relations for (t), (ii) basis for the detail subspace (iii) direct sum decomposition, digital filtering interpolation (i) decomposition filters, (ii)

reconstruction of the signal, Example MRA (i) bases for the approximations subspaces and Harr scaling function, (ii) bases for detail subspaces and Harr wavelet. 10 Hrs

Unit -4 Examples of wavelets: Examples of orthogonal basis generating wavelets, (i) Daubechies D4 scaling function and wavelet (ii) band limited wavelets, interpreting orthogonal MRAs for discrete time MRA (iii) basis functions for

DWT. 6 Hrs Unit -5

Applications: Speech, audio, image and video compression, denoising, feature

extraction, inverse problems. 5 Hrs Text Book:

1 Raghuveer M.

Rao and Ajit S. Bopardikar

Wavelet transforms-Introduction to theory and applications, Pearson Education 2000

Reference Books:

1 Prasad and

Iyengar Wavelet transforms, Wiley Eastern, 2001

2

Gilbert Strang

and

Nguyen Yegnanarayana

Wavelet and filter banks, Wellesley

Cambridge press, 1996

Page 37: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 37

RANDOM PROCESSES

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE1 SEE Marks : 50

Prerequisite: MAT4

Course outcomes: Upon successful completion of the course, students will be able to: CO1 Define various terminologies used in probability and random variable

theory CO2 Explain and solve problems relating to PDF and CDF. CO3 Examine functions of random variables and perform transformations CO4 Perform computations on pairs of random variables

CO5 Illustrate expected values and distributions of multiple random variables

CO6 Define and characterize various random processes such as Markov,

Gaussian, Poisson, etc.

Unit 1 Review of Probability Theory-Experiments. sample space, Events, Axioms,

Joint and conditional probabilities,. Baye’s Theorem, Independence, Discrete Random Variables, Cumulative distribution function (CDF), Probability density function (PDF), Gaussian random variable, Uniform RV, Exponential RV. 8 Hrs

Unit 2 Operations on a Single R V: Expected value, Expected value of functions of Random variables, Moments, Central Moments, Conditional expected values.

Transformation of Random variables. 8 hrs

Unit 3 Pairs of Random variables, Joint Cumulative distribution function, Joint

Probability density function, Joint probability mass functions, Conditional Distribution, density and mass functions, Expected values involving pairs of Random variables, Independent Random variables, Jointly Gaussian Random variables. 8 Hrs

Unit 4 Multiple Random Variables: Joint and conditional probability mass functions, CDF, PDF, Expected value involving multiple Random variables, Gaussian

Random variable in multiple dimensions. 7 Hrs

Page 38: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 38

Unit 5 Random Process: Definition and characterization, Mathematical tools for

studying Random Processes, Stationary and Ergodic Random processes, Properties of Autocorrelation function. Example Processes: Markov processes, Gaussian Processes, Poisson Processes. 8 Hrs

TEXT BOOK:

1. S L Miller and D C

Childers

Probability and Random processes:

with applications to Signal processing and communication Academic Press/ Elsevier 2007

REFERENCE BOOKS:

1. A. Papoullis and S U Pillai

Probability, Random variables and stochastic processes McGraw Hill, 4th Edition, 2002.

2. Peyton Z Peebles Probability, Random variables and Random signal principles TMH 4th Edition 2007

3. H Stark and Woods Probability, random processes and applications PHI 2001.

SYSTEM PROGRAMMING & OS

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE** SEE Marks : 50

Prerequisite: Basic Knowledge of computer system.

Course Objective:

The objective of the course is to provide a strong platform for the final

year E&C students to start of their profession and helps to overcome the problems they can face because of serious lacunae in their

knowledge.

The course provides core knowledge of OS concepts and techniques,

which can be easily, transported to the newer OS.

Throughout the course fundamental principles and concepts are

clearly articulated.

Page 39: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 39

Unit 1

ASSEMBLERS, COMPILERS AND INTERPRETERS: Elements of Assembly

language programming, a simple assembly scheme, Pass structure for assemblers, Design of Two pass assemblers, A single pass Assembler for IBM PC, Compilers, Aspects of Compilation, Memory Allocation, Compilation of Control Structures, Code Optimization, Interpreters. 8 Hrs

Unit 2

INTRODUCTION AND OVERVIEW OF OPERATING SYSTEMS: Operating system, Goals of an O.S, Operation of an O.S, Resource allocation and related functions, O.S and the computer system, Classes of operating systems,

Batch processing system, Multi programming systems, Time sharing systems, Real time operating systems, distributed operating systems. 8 Hrs

Unit 3

STRUCTURE OF OS: Operating system with monolithic structure, layered design, Virtual machine operating systems, Kernel based operating systems, and Microkernel based operating systems.

PROCESS MANAGEMENT: Process concept, Programmer view of processes,

OS view of processes, Interacting processes, Threads. 8 Hrs

Unit 4

MEMORY MANAGEMENT: Memory allocation to programs, Memory allocation preliminaries, Contiguous and noncontiguous allocation to

programs,

VIRTUAL MEMORY: Virtual memory basics, Virtual memory using paging, Demand paging, Page replacement, Page replacement policies.

8 Hrs

Unit 5

FILE SYSTEMS: File system and IOCS, Files and directories, Overview of I/O organization, Fundamental file organizations, Interface between file system

and IOCS, Allocation of disk space, Implementing file access.

SCHEDULING: Fundamentals of scheduling, Long-term scheduling, Medium and short term scheduling, Real time scheduling. 7 Hrs

TEXT BOOKS

1 D.M.Dhamdhere, Systems Programming and Operating Systems, Tata McGraw Hill-Second Revised Edition 1997 (UNIT 1)

2 D. M. Dhamdhare,

Operating Systems - A Concept based Approach, TMH, 3rd Ed, 2010.

Page 40: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 40

REFERENCE BOOKS

1 Operating System Concepts

A Sliberschatz and P B Galvin, Addison Wesley 1998

2 Modern operating

system

Andrew.S.Tannenbaum Ed 3. PHI. 2008.

ADVANCED COMPUTER ARCHITECTURE

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE2 SEE Marks: 50

Prerequisites: Computer organization and architecture, Logic Design,

assembly languages and C programming. Course Outcomes: Upon successful completion of the course, students would

be able to CO1: Describe various parallel computing models like multiprocessor and

multi computers, Multi-vector and SMID computers. (L2) CO2: Describe the program and network properties. (L2) CO3: Analyze the principles of scalable performance such as performance

metrics and measures, parallel processing applications, speedup performance laws. (L3)

CO4: Analyze the advanced processor technology, linear and non linear pipeline processor and instruction pipeline design. (L1)

(Learning levels: L1: Knowledge L2: Comprehension L3: Application L4: Analysis L5: Synthesis L6: Evaluation)

Unit 1 Parallel computer models: The state of computing, Multiprocessors and multi computers, Multi-vector and SIMD computers. 7 Hrs

Unit 2 Program and network properties: Conditions of parallelism, Data and resource Dependences, Hardware and software parallelism, Program partitioning and scheduling, Grain Size and latency, Program flow

mechanisms, Control flow versus data flow, Data flow Architecture, Demand driven mechanisms, Comparisons of flow mechanisms. 8 Hrs

Unit 3

Page 41: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 41

Principles of Scalable Performance: Performance Metrics and Measures, Parallel Processing Applications, Speedup Performance Laws, Scalability

Analysis and Approaches. 7 Hrs Unit 4

Advanced processors: Advanced processor technology, Instruction-set Architectures, CISC Scalar Processors (VAX 8600, Motorola MC 68040) RISC

Scalar Processors (SPARC, Intel i860) Superscalar Processors (IBM RS/6000), VLIW Architectures, Vector and Symbolic processors. 9 Hrs

Unit 5 Pipelining: Linear pipeline processor, nonlinear pipeline processor,

Instruction pipeline Design, Mechanisms for instruction pipelining, Dynamic instruction scheduling, Branch Handling techniques, branch prediction. 8 Hrs

TEXT BOOK

1 Kai Hwang “Advanced computer architecture”; 3e, TMH,1993.

REFERENCE BOOKS

1 Kai Hwang

and Zu

“Scalable Parallel Computers Architecture”;

MGH.

2 M.J Flynn “Computer Architecture, Pipelined and Parallel Processor Design”; Narosa Publishing.

3

D.A.Patterson

And

J.L.Hennessy

“Computer Architecture: A quantitative approach”; Morgan Kauffmann Feb., 2002.

EMBEDDED SYSTEMS

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE11 SEE Marks : 50

Prerequisite: Any processor and controller architecture, Digital electronics

circuits, basics of operating system (optional). Course Outcomes: Students would be able to

Page 42: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 42

CO1 Explain the importance of embedded computing systems and their unique Characteristic features, processor and design technology.

CO2 Design custom single purpose processor, analyze the FSMD, FSM and optimize the processor

CO3 Compare and contrast the features of the general purpose processors and ASIP’s processor design technologies, and illustrate the standard

peripherals used to improve the productivity of the embedded system. CO4 Choose the type of memory and the communication protocols used in

building an embedded system. CO5 Explain the various software architectures of embedded systems and the

interrupt mechanism for embedded software design. CO6 Explain typical RTOS services for embedded system software and apply

the intercommunication and scheduling strategies for building the

embedded system software.

Unit 1 Introduction: Overview, Optimizing the Metrics, Processor Technology,

Design Technology Custom Single Purpose Processors: Custom Single Purpose Processors design, optimizing Program, FSMD, data path & FSM. 8 hrs

Unit 2 General purpose processors and ASIP’s: Software and operation of general purpose processors, Programmer’s View, Development Environment, ASIP’s

,Microcontrollers, DSP Standard Peripherals: Timers and Applications, PWM’s & Application, UART, Stepper Motor Controls, A/D Converters. 8 hrs

Unit 3 Memory: Different types of ROM’s & RAM’s, Cache System. Interfacing: Introduction to Interfacing, Interrupts and DMA, Communication: serial Protocols, Parallel Protocols , Wireless Protocols.

10 hrs Unit 4

Interrupts: Basics, Shared Data Problem, Interrupt latency,

Introduction to Real Time Operating System: Tasks and states, scheduler, tasks and data, shared data problem, reentrancy, Semaphores and shared data, semaphores problem, semaphore variants. 7 hrs

Unit 5

Real Time Operating System Services: Message Queues, Mail boxes, and Pipes, Timer Functions, Events, Memory Management, Interrupt Routines in an RTOS environment.

TEXT BOOKS:

Page 43: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 43

1 Frank Vahid and Tony Givargis

Embedded system Design, John Wiley, 2002.

2 David E,Simon An Embedded Software Primer, Pearson Education, 1999.

REFERENCE BOOKS

1 Tammy

Noergaard

Embedded Systems Architecture – A Comprehensive

Guide for Engineers and Programmers, Elsevier Publication, 2005.

POWER ELECTRONICS

Contact Hours/ Week : 3 (L) Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE14 SEE Marks : 50

Prerequisites: FEC and AEC Course Outcomes: After completing the course student should be able to

CO-1 explain the static and dynamic characteristics of SCR and design and

compare the different triggering methods.

CO-2 describe the characteristics and control requirements of different power

devices.

CO-3 explain the principle of operation of single phase and three phase

converters.

CO-4 compare different configurations of choppers for power control.

CO-5 explain the principle of operation and distinguish between inverters and

cyclo converters.

CO-6 design and demonstrate the phase controlled converters, choppers and

inverters by using power devices/modules.

CO-7 demonstrate capability of self learning, team work and

communication skills through micro project.

Unit-1

Page 44: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 44

Power electronic system- An overview: Introduction, History, Power

electronic systems, power semiconductor devices, power electronic converter,

power electronic applications, control characteristics

Thyristor Principles and characteristics: Principle of operation of SCR,

static characteristics of SCR, two transistor model of SCR, thyristor

construction, gate characteristics, turn on methods of thyristors, dynamic

turn on and turn off characteristics, turn off methods, gate triggering circuits,

firing of thyristors, UJT triggering, PUT triggering circuits, series and parallel

operation. 7 Hrs.

Unit-2

Power Semi conductor devices: Introduction, Power transistors, bipolar

junction transistors, power MOSFETS, IGBTs, SITs, Triac, Diac, LASCR, Turn

ON and Turn OFF characteristics. 7 Hrs.

Unit -3

Phase controlled converters: Controlled techniques, single phase half wave

controlled rectifier, single full wave controlled rectifier (Two quadrant

converters), single phase half controlled bridge rectifiers, Three phase

controlled converters, Three phase fully controlled bridge converters and

three phase half controlled bridge converter, Dual converters, principles of

dual converter with and without circulating currents. 6 Hrs.

Unit -4

Choppers: Introduction, classification, basic chopper operation, control

strategies, chopper configuration, Jones and Morgan chopper, applications

on power control. 9 Hrs.

Unit -5

Inverters: Introduction, principle of operation, performance parameters of

inverters single phase bridge inverters, Three phase inverters 1200

conduction mode and 1800 conduction mode Series inverters, self

commutated inverters, parallel inverter, single phase SCR bridge inverter,

Cyclo converters: Introduction, basic principle of operation, single –single

phase cyclo converters. 10 Hrs.

Text Books:

1 M. D. Singh &

K.B.Khanchandani

Power Electronics, 2nd Edition, Tata McGraw-Hill

Education, 2011.

Page 45: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 45

2 Muhammad

H.Rashid

Power Electronics : Circuits, Devices and

Applications, 3rd Edition, Pearson Education

India, 2009.

Reference Books:

1 P.C.Sen Power Electronics, Tata McGraw-Hill Education,

1987.

NUMERICAL METHODS AND APPLICATIONS

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE** SEE Marks : 50

Course Pre-requisites: Engineering mathematics I and II

Course Objective: The objective of this course is to understand and learn the

numerical approaches to solve various mathematical problems of electronics

and communication engineering.

Unit-I

Modeling Computers and Error Analysis:

Motivation. A simple mathematical model, Conservation of law and

Engineering, Approximation and Round-Off Errors Significant

Figures, Accuracy and Precision, Error Definitions Round-Off Errors,

Problems .Truncation Errors and the Taylor Series The Taylor Series, Error

Propagation, Total Numerical Error, Blunders, Formulation Errors, and Data

Uncertainty, Problems. 7 Hrs

Unit-II

Roots of Equations:

Motivation, Bracketing Methods: Bisection Method, False-Position Method

Open Methods: Newton-Raphson Method, Secant Method, Multiple Roots,

Muller’s Method, Bairstow Method and Problems. Case studies: Roots of

Equations - Design of an Electric circuit. 8 Hrs

Page 46: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 46

Unit-III

Linear Algebraic Equations:

Motivation Gauss Elimination, Naïve Gauss Elimination, Pitfalls of

Elimination methods Gauss-Jordan, L-U Decomposition, Gauss-Seidel and

Jacobi iterative Procedures. Problems

Case studies: Linear Algebraic Equations- Currents and voltages in resistor

circuits. 8 Hrs

Unit-IV

Least squares: Linear Regression, Polynomial Regression, Newton’s Divided

Difference formula, Langrage’s interpolation formula, Spline interpolation.

Problems. 8 Hrs

Unit-V

Solution of ODE and Integration: Euler’s method, modified Euler’s method,

Fourth order Runge-Kutta method, Milne’s predictor and corrector method.

Integration: Trapezoidal rule, Simpson’s 1/3rd and 3/8th rules. 8 Hrs

TEXT BOOK

1 S.C. Chapra and

R.P. Canale

Numerical Methods for Engineers. Ed 5. Mc-

Graw Hill. International Edition- 1990.

REFERENCE BOOKS

1 R.J. Shilling and

S.L. Harries

Applied Numerical Methods for Engineers

using MatLab and C.

2 R.K. Jain and

P.K. Iyengar

Numerical Methods for Scientist and

Engineers.

Page 47: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 47

CONSUMER ELECTRONICS

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE5 SEE Marks : 50

Prerequisite: Foundations of Electrical & Electronics Engineering Course outcomes: At the end of the course, the student should be able to

CO1 Understand the concepts of working principles of consumer electronic

goods CO2 Appreciate the working of principles of television, picture generation &

receiving of video CO3 Understand testing, alignment & servicing of TV receivers, pattern

generators etc. CO4 Understand Cable television system, satellite television, Digital

television, LCD & Laser production systems

Unit 1

Elements of Picture Transmission & Reception : Interlaced scanning & Synchronization, HD TV, Sound Transmission, Picture Transmission, Sound Reception, Picture Reception. 2 Hrs.

Composite Video Signal : Video Signal, H&V Blanking pulses, Sync Pulses, Sync Separator 2 Hrs. Signal Transmission Channel Band Width : VSB, Standard Channel,

Complete Channel Bandwidth, Channel Bandwidth for color, TV Standards. Display devices & Camera: Principles of working of LCD, LED, Plasma

Screens, Image Orthicon CCD (any other latest). 2 Hrs. Color TV Transmitter & Color TV Receiver Block Diagrams : Working of Television Transmitter & Receiver. 2 Hrs.

Unit 2

Testing & Alignment of Television Receivers : Testing & Alignment of Television Receivers, TV Wobbuloscope Video pattern generator, Television

Test Charts, Marker Generator, Color Bar Generator, Vectroscope tuners. 2 Hrs. Cable Television: Modern Cable TV System, Cable TV Converter, Cable

Systems, Satellite Television, DTH. 2 Hrs.

Page 48: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 48

Digital Television : Digital TV Systems, Digital TV Signals, Digitised Video

Parameters, Transmission of Digital TV Signal, Bit Rate Reduction. 2 Hrs. Projection Television : Basic Projection Television Systems, Front & Rear Projection, LCD & Laser Projection System. 2 Hrs.

Unit 3 Modern Home Appliances with Electronic Control : Microwave Oven, Air Conditioner, Washing Machine, DVD Player, Mp3 Player, Digital Camera, Remote Control, Inverters, Refrigerators, Mobile Hand Set Upgradation.

3 Hrs. Working Principle of Photo Copying, Scanner, Fax Machine, Risograph, Solar Water Heater & Solar Cooling. 2 Hrs.

Maintenance & Safety Measures 1 Hrs. Electricity in home : Electric Lighting, Electric Heating, Dangers of Electricity & Safety Precautions. 3 hrs.

Unit 4

Electro acoustical transducers: Microphones, Loud Speakers, Pick-up characteristics, Specifications & Applications. 3 Hrs. Sound Recording & Reproduction : Principle & Block schematic of disc

recording system, Magnetic recording system, Optical recording system, Compact Disc & Video Recording. 3 Hrs. Audio Amplifier & Sub Systems : Audio Mixers, Tone Controls, Graphic

Equilizer, Features if Hi-Fi & Stereo Systems, Dolby System, Public Address System. 2 Hrs.

Unit 5 Principles of AM & FM Radio Transmitter and receiver: Diversity

reception, AM Transmitter and receiver block diagram. 6 Hrs.

Text Books:

1 B R Gupta Consumer Electronics

2 Gulati Modern Television Engineering

3 Tom Duncan Electronics for Today & Tomorrow

4 Kennedy Davis Electronic Communication Systems Reference Books:

1 Ronald Jurgen Digital Consumer Electronics Hand Book

2 Triman Audio Encyclopedia

3 Olson High Quality Sound Recording

4 Philips Hand Book

5 Jim Taylor Everything you ever wanted to know about DVD

Page 49: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 49

Fundamentals of Digital Image Processing

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code :ECE13 SEE Marks : 50

Pre-requisite: Linear algebra, Signal processing fundamentals

Course Outcomes

A student who successfully completes this course should be able to:

1. define various terminologies used in Digital Image processing 2. identify and explain various steps and components used in digital

image processing

3. analyze Images in transform domain 4. apply image enhancement techniques in both spatial and frequency

domains 5. develop a suitable model for image degradation and perform restoration

using suitable technique. 6. write simple image processing algorithms using software tools 7. experience working in teams

Unit-1 Digital Image Fundamentals: What is Digital Image Processing?,

Fundamental Steps in Digital Image Processing, Components of an Image Processing System, Elements of Visual Perception, Image Sensing and Acquisition, Image Sampling and Quantization, Some Basic Relationships Between Pixels, An Introduction to Mathematical Tools Used in DIP.

8 Hrs Unit -2

Intensity Transformations and Spatial Filtering: Some Basic Intensity Transformation Functions, Histogram Processing, Fundamentals of Spatial

Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters. 8Hrs

Unit -3

Filtering in Frequency Domain: Basics of Filtering in Frequency Domain, Image Smoothing Using Frequency Domain Filters, Image Sharpening Using Frequency Domain Filters. Color Image Processing: Color Fundamentals, Color Models, Pseudocolor

Image Processing, Basics of Full-Color Image Processing. 7Hrs

Page 50: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 50

Unit-4

Image Transforms: Two-dimensional orthogonal & unitary transforms, Properties of unitary transforms, Two dimensional discrete Fourier transform,

Discrete cosine transform, Hadamard transform, Haar transform, KL transform. 8 Hrs

Unit -5 Image Restoration and Reconstruction: A Model of the Image

Degradation/Restoration Process, Noise Models, Restoration in the Presence of Noise Only-Spatial Filtering, Periodic Noise Reduction by Frequency Domain Filtering, Linear, Position-Invariant Degradations, Estimating the Degradation Function, Inverse Filtering, Minimum Mean Square Error

(Wiener) Filtering, Geometric Mean Filter. 8 Hrs Text Books:

1 Rafael C.

Gonzalez and Richard E. Woods

Digital Image Processing, III edition, Pearson Education, 2012.

2 Anil K. Jain Fundamentals of Digital Image Processing,

PHI, 2011.

Reference Books:

1 B. Chanda and D. Dutta Majumdar

Digital Image Processing and Analysis, PHI, 2009.

Page 51: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 51

RF AND MICROWAVE CIRCUIT DESIGN

Contact Hours/ Week : 3 Credits : 3

Total Lecture Hours : 39 CIE Marks : 50

Sub. Code : ECE SEE Marks : 50

Prerequisites: Courses on Electromagnetic Field Theory and Transmission lines.

Course Outcomes: At the end of course, Learners should be able to CO1 Explain reasons for using RF/MW frequencies, limitations of lumped

elements. CO2 Analyze the RF circuits using S-parameters, Signal flow graphs and

Smith charts. CO3 Design Couplers & Power divider circuits using EDA tools. CO4 Discuss the importance of noise, stability and gain considerations in

active circuit design.

CO5 Analyze and design resonators and oscillators.

UNIT- I

Basics of RF and Microwaves: Introduction- Properties of RF and

Microwaves, reasons for using RF/Microwaves, RF/Microwave applications, low RF and high RF circuit design considerations. RF Electronics: Introduction to component basics at RF/Microwave: wire, resistors, capacitors, Inductor, definitions- Decibel, Decibel watts, space

factor, ripple, bandwidth, Resonance, circuit Q and loaded Q, insertion loss, impedance transformation, coupling of resonant circuits. 8 Hrs

UNIT- II

Passive Circuit Design: The Smith Chart, Application of the Smith Chart in

Distributed and Lumped element circuit applications, Design of Matching networks Parameters and Microwave Transistor Definitions and use of S Parameters with passive and active devices - Noise analysis in linear two

port networks - Modeling of microwave bipolar transistor - Microwave FET-DC biasing-Impedance matching. 8 Hrs

UNIT- III

Couplers and Power dividers: Basic properties, Types, Power combining

efficiency, Wilkinson Power divider- equal and unequal types, 90° Hybrids,

Branch line couplers, N-way combiners, Corporate structures, Spatial

combining.

Phase shifters: Types, Transmission line type, Reflection types Phase shifters. 7 Hrs

Page 52: SCHEME & SYLLABUS OF V & VI SEMESTERS B.E. · PDF filenot have a unique solution considering appropriate constraints which ... VLSI Design ECE7 Analog and Mixed mode VLSI design ECE**

Batch: 2015-16

Department of Electronics & Communication Engg., SIT, Tumkur 52

UNIT – IV

Amplifier Design: Unilateral and non-unilateral design - One stage and

multistage design - Low-noise amplifiers - High-power amplifiers - Balanced amplifiers - Feedback - Design examples - Small-signal distributed amplifiers. RF/MW Amplifiers Small Signal Design, Large Signal Design. 8 Hrs

UNIT – V

Oscillator Design: Resonators – Dielectric resonators – YIG resonators – Varactor resonators – Resonator measurements – Two-port oscillator design – Noise Lesson’s oscillator model – Low-noise design, Non-linear oscillator model. 8 Hrs

TEXT BOOKS:

1. Matthew. M. Radmanesh

Radio Frequency and Microwave Electronics Illustrated, Pearson Education (Asia) Pte. Ltd., 2004.

2.

David M.

Pozar

Microwave Engineering, 4th Edition, John Wiley & Sons, 2012.

REFERENCE BOOKS:

1. Reinhold Ludwig and Gene Bogdanov

RF Circuit Design, Theory and Applications, 2nd Edition, Pearson Education (Asia) Pte. Ltd., 2009.

2. Devendra. K. Mishra

Radio Frequency and Microwave Communication Circuits Analysis and Design, 2nd Edition,

John Wiley & Sons, 2004.

3. Chris Bowick R F Circuit Design, 2nd Edition, Newnes, 2007.