SAG Mill versión 2_31
-
Upload
cristian-gonzalez -
Category
Documents
-
view
70 -
download
3
Transcript of SAG Mill versión 2_31
ABB Switzerland Ltd.
Regulat./Control Cycloconv.
Ujina-Rosario Transition
Run Program for PSR2 SAG Mill
Bechtel Chile SA
CMDI Collahuasi Chile
1-1016174
ABB Switzerland Ltd; ATBDE
Project:
Title:
Customer:
Site:
Order:
Supplier:
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
Johannes Gonser
ATBDE / J.Gonser
12.11.2003
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016
F01/K01
A 4 E 1
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
CL:INT3-MODBUSFUP:S25:STANDSTILL-LFUP:S24:NW-REM-AD,PMFUP:S23:FIRST-T/W FIRST FAULT NUMBERFUP:S22:STATUS-INDIC STATUS INDICATION FUP:S21:RESET/LT RESET/LAMPTEST-HANDLING/BLINK-FREQUENCYFUP:S20:INCH-ANGLE INCHING STOP COMMANDFUP:S19:INCH-ANGLE INCHING CONTROLFUP:S18:BRAKE-HORN MECHANICAL BRAKE CONTROL /HORN CONTROLFUP:S17:MILL-ON,WR CC-RTS/WR-RELEASEFUP:S16:START/STOP INTERNAL: START /STOP/ INCH-STARTFUP:S15:MVD-ON-OFF MEDIUM VOLTAGE DEVICE ON/OFFFUP:S14:START-UP-AUX CYCLOCONVERTER COOLING PUMPSFUP:S13:START-UP-AUX AUXILIARIES ON/OFFFUP:S12:PRIOSEL-4 PRIORITY MODE (SLOW/FAST;REVERSE;INCHING.)FUP:S11:PRIOSEL-3 PRIORITY MODES LCB / REMOTEFUP:S10:PRIOSEL-2 PRIORITY MODE LOCALFUP:S09:WARN-EVENT10 WARNING HANDLINGFUP:S08:WARN-EVENT9 WARNING HANDLINGFUP:S07:WARN-EVENT8 WARNING HANDLINGFUP:S06:WARN-EVENT7 WARNING HANDLINGFUP:S05:FAULT-EVENT6 FAULT HANDLINGFUP:S04:LCB-IN1 LCB KEYBOARD INPUT SIGNALSFUP:S03:PANEL-INPUT2 SELECTION PANEL / SERVICE OPERATIONFUP:S02:PANEL-INPUT1 PANEL KEYBOARD INPUTSFUP:S01:B448-INPUT
CL:INT3FUP:S36:UNBALANCE-IXFUP:S35:SLOWOUT-B448 TRANSFER SIGNALS TO B448FUP:S34:TRANSFER/30 TRANSFER TO UDA327-2 BIN.OUTPUTFUP:S33:FROZENCHARGE Frozen Charge ProtectionFUP:S32:ANGLECAPTUR Angle CalculationFUP:S31:AIR-GAP-MON2 Air gap monitoringFUP:S30:AIR-GAP-MON1 Air gap monitoringFUP:S29:AIR-GAP-SUP2 Air gap detection CapacitiveFUP:S28:AIR-GAP-SUP1 Air gap detection CapacitiveFUP:S27:MOT-POWER Motor Power CalculationFUP:S26:EXCITAT-4 iwe-adaptionFUP:S25:EXCITAT-3 EXCITATION REF.CURRENT CALCULATION-iweFUP:S24:EXCITAT-2 GENERATION OF Ed/PHI AND GAW FUP:S23:EXCITAT-1 GENERATION OF phi AND i , delta ifwFUP:S22:COSPHI2 CREATION OF iw.** ; MSB-iw.*FUP:S21:PSIW CREATION OF +psiwFUP:S20:ANTIVOLT ANTICIPATORY VOLTAGE PHASE R,S,TFUP:S19:ROCK-STOP S19:ROCKING-STOPPING-SEQUENCEFUP:S18:CONTROL-N SPEED CONTROLLER: CREATION OF +iw-RSFUP:S17:NW2 CREATION OF nw>REF ; /nw/FUP:S16:NW1 SPEED REFERENCE LIMITATIONFUP:S15:NX-LIMITS Speed Reference LimitFUP:S14:START-PARS Parameter SettingFUP:S13:NX nx , [nx] GENERATIONFUP:S12:DETECTN2 Calculation of dpsi-beta/dtFUP:S11:DETECTN1 Calculation of dpsi-alfa/dtFUP:S10:INTEG7 SPEED detection : [psix],sin/cos-e1FUP:S09:INTEG6 ZPR-psi-betaFUP:S08:INTEG5 OFFSET u-i-beta , psi-betaFUP:S07:INTEG4 ZPR-psi-alfaFUP:S06:INTEG3 OFFSET u-i-alfa , psi-alfaFUP:S05:INTEG2 CREATION OF u_i_alfa AND u_i_betaFUP:S04:INTEG1 CALCULATION FACTOR 5K AND T0/T2FUP:S03:FAULT-EVENT5 FAULT HANDLING (Air gap supervision)FUP:S02:TRANSF>60 TRANSFER UDA327-3 BIN.INPUTSFUP:S01:INIT-INT3 INIT-routine for INTERRUPT 3
CL:INT2FUP:S26:RECORDING Analog Output for RecordingFUP:S25:TRANSFER/70 TRANSFER TO UAC326-1 / UAC326-2 BIN.OUTPUTFUP:S24:TRAPEZ TRAPEZ REGULATIONFUP:S23:LIMIT REGULATION LIMITATION FUP:S22:UST-T CREATION OF CONTROL VOLTAGE PHASE TFUP:S21:UST-S CREATION OF CONTROL VOLTAGE PHASE SFUP:S20:UST-R CREATION OF CONTROL VOLTAGE PHASE RFUP:S19:PHASHIF4 CREATION OF /ix./*k-1FUP:S18:CONTROL-T CURRENT CONTROLLER PHASE TFUP:S17:CONTROL-S CURRENT CONTROLLER PHASE SFUP:S16:CONTROL-R CURRENT CONTROLLER PHASE RFUP:S15:BRDGE-COMMUT BRIDGE COMMUTATION COMMANDFUP:S14:PHASE-SHIFT3 CREATION OF ixd/ixq;/ix./*FUP:S13:PHASE-SHIFT2 CREATION OF cos/sin{e1+D-phi1+2}FUP:S12:PHASE-SHIFT1 CREATION OF cos/sin{e1+DELTphi1}FUP:S11:FAULT-EVENT4 FAULT HANDLING (GENEREL)FUP:S10:FAULT-EVENT3 FAULT HANDLING (FUSES, ARRESTERS)FUP:S09:FAULT-EVENT2 FAULT HANDLING (Print boards)FUP:S08:FAULT-EVENT1 FAULT HANDLING (I>, U>, U<, I*t) FUP:S07:SUMMARY-F/W WR-RELEASE/MVD-ON-COMMAND; &FAULT/WARNINGFUP:S06:DET-UE/IE,UN DETECTION DE IeMAX/MIN;UN>/UN<FUP:S05:DETECT-I*T STATOR CURRENT DETECTION (i*T)FUP:S04:DETECT-I> STATOR OVERCURRENT DETECTION FUP:S03:TRANSF>80 TRANSFER UAC326-1/2 (KOMBI 1&2) BIN.INPUTFUP:S02:TRANSF>20/40 TRANSFER UDA327-2 BIN.IN/OUTFUP:S01:INIT-INT2 INIT-ROUTINE FOR INTERRUPT 2
CL:INT1FUP:S09:TRANSF/10 TRANSFER TO UDA327_1 (BI/BO) BIN.OUTPUTFUP:S08:IX-COMMUTAT CURRENT ACTUAL VALUES COMMUTATIONFUP:S07:FILTER5 FILTER: ADAPTATION:(Un NETZ)FUP:S06:FILTER4 FILTER: ixe;uex EXCITATION CURRENT/VOLTAGEFUP:S05:FILTER3 FILTER: uxMR/uxMS/uxMT STATOR VOLTAGEFUP:S04:FILTER2 ACTUAL STATOR CURRENT ixR2;ixS2;ixT2FUP:S03:FILTER1 ACTUAL STATOR CURRENT ixR1;ixS1;ixT1FUP:S02:TRANSF>00 TRANSFER TO UDA327-1 (BI/BO) BIN.INPUTFUP:S01:INIT-INT1 INIT-ROUTINE FOR INTERRUPT 1
CL:INT0FUP:S06:PMA324FUP:S05:UAC326 INITIALISATION OF KOMBI 1&2- UAC326AEFUP:S04:GDB021-T Initialisation GATE CONTROL UNIT GDB021E-TFUP:S03:GDB021-S Initialisation GATE CONTROL UNIT GDB021E-SFUP:S02:GDB021-R Initialisation GATE CONTROL UNIT GDB021E-RFUP:S01:ARCNET INITIALISATION OF ARCNET
CL:INIT-HWFUP:S06:SELECT-IND SELECTIVE INDICATION OUTPUTSFUP:S05:I-ANALOG-ADP ADAPTATION FOR ANALOG INDICATIONFUP:S04:MODE-SELECT Mode Selection, Central-Local-MLCB
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
Johannes Gonser
ATBDE / J.Gonser
12.11.2003
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016 1
F01/K01
A 4 E 2
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of a
pat
ent a
nd r
egis
trat
ion
of a
noth
er in
dust
rial r
ight
. Mca
tion,
in p
artic
ular
rep
rodu
ctio
n or
han
dlin
g ov
er to
thi
is p
rohi
bite
d; it
is c
ivill
y an
d cr
imin
ally
act
iona
ble.
FUP:S06:LED-CONTROL2FUP:S05:LED-CONTROL1FUP:S04:LED:F1-F16FUP:S03:PANEL-OUTFUP:S02:PANL-DISPLAYFUP:S01:COOL-DISPLAY
CL:PANEL-AFC094FUP:S04:TRANS-DEFAUT TRANSFER OF ANALOG SIGNALS TO LCB-DISPLAYFUP:S03:AFC094-LED TRANSFER OF DIGITAL SIGNALS TO LCB-LEDSFUP:S02:TRANS-DO TRANSFER OF DIGITAL SIGNALS TO LCB-DISPLAYFUP:S01:TRANS-ANALOG TRANSFER OF ANALOG SIGNALS TO LCB-DISPLAY
CL:LCB-AFC094FUP:S09:SETPOINTSFUP:S08:MODBUS-OUT2FUP:S07:ANALOG-OUT-3FUP:S06:ANALOG-OUT-2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
Johannes Gonser
ATBDE / J.Gonser
12.11.2003
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016 2
F01/K01
A 4 E 3
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
;Datum: 03.04.2004
;Author: J.GONSER
;Modified: 03.04.04 by Prasert Ch.
;
;Modified: Rev_2.0 by Prasert Ch. 16-02-07
;
;
PROJECT COLLSAG
BUS
B448
PHSC
PPC322AE
"DeviceAddress" 01H ; GA=1
"Timer 0" 833 ; micro seconds
;"Timer 1" 833 ; micro seconds
TASK
INIT
CLUSTER
INIT-HW ; Initialisation of HW-devices
SEGMENT
S01:ARCNET
S02:GDB021-R
S03:GDB021-S
S04:GDB021-T
S05:UAC326
S06:PMA324
ENDSEGMENT
ENDCLUSTER
BACKGROUND
CLUSTER
BACKGND
SEGMENT
S01:SELECT-DECO ;Control of Selective Indications
S02:COOL-INPUT
S03:COOL-MONITOR
S04:MODE-SELECT
S05:I-ANALOG-ADP
S06:SELECT-IND
ENDSEGMENT
PANEL-AFC094
SEGMENT
S01:COOL-DISPLAY
S02:PANL-DISPLAY
S03:PANEL-OUT
S04:LED:F1-F16
S05:LED-CONTROL1
S06:LED-CONTROL2
ENDSEGMENT
LCB-AFC094
SEGMENT
S01:TRANS-ANALOG
S02:TRANS-DO
S03:AFC094-LED
S04:TRANS-DEFAUT
ENDSEGMENT
ENDCLUSTER
INTERRUPT0
CLUSTER
INT0
SEGMENT
S01:INIT-INT1
S02:TRANSF>00
S03:FILTER1
S04:FILTER2
S05:FILTER3
S06:FILTER4
S07:FILTER5
S08:IX-COMMUTAT
S09:TRANSF/10
ENDSEGMENT
ENDCLUSTER
INTERRUPT1
CLUSTER
INT1
SEGMENT
S01:INIT-INT2
S02:TRANSF>20/40
S03:TRANSF>80
S04:DETECT-I>
S05:DETECT-I*T
S06:DET-UE/IE,UN
S07:SUMMARY-F/W
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
Johannes Gonser
ATBDE / J.Gonser
12.11.2003
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016 1
F01/K01
A 4 E 4
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
S11:FAULT-EVENT4
S12:PHASE-SHIFT1
S13:PHASE-SHIFT2
S14:PHASE-SHIFT3
S15:BRDGE-COMMUT
S16:CONTROL-R
S17:CONTROL-S
S18:CONTROL-T
S19:PHASHIF4
S20:UST-R
S21:UST-S
S22:UST-T
S23:LIMIT
S24:TRAPEZ
S25:TRANSFER/70
S26:RECORDING
ENDSEGMENT
ENDCLUSTER
INTERRUPT2
CLUSTER
INT2
SEGMENT
S01:INIT-INT3
S02:TRANSF>60
S03:FAULT-EVENT5
S04:INTEG1
S05:INTEG2
S06:INTEG3
S07:INTEG4
S08:INTEG5
S09:INTEG6
S10:INTEG7
S11:DETECTN1
S12:DETECTN2
S13:NX
S14:START-PARS
S15:NX-LIMITS
S16:NW1
S17:NW2
S18:CONTROL-N
S19:ROCK-STOP
S20:ANTIVOLT
S21:PSIW
S22:COSPHI2
S23:EXCITAT-1
S24:EXCITAT-2
S25:EXCITAT-3
S26:EXCITAT-4
S27:MOT-POWER
S28:AIR-GAP-SUP1
S29:AIR-GAP-SUP2
S30:AIR-GAP-MON1
S31:AIR-GAP-MON2
S32:ANGLECAPTUR
S33:FROZENCHARGE
S34:TRANSFER/30
S35:SLOWOUT-B448
S36:UNBALANCE-IX
ENDSEGMENT
ENDCLUSTER
INTERRUPT3
CLUSTER
INT3
SEGMENT
S01:B448-INPUT
S02:PANEL-INPUT1
S03:PANEL-INPUT2
S04:LCB-IN1
S05:FAULT-EVENT6
S06:WARN-EVENT7
S07:WARN-EVENT8
S08:WARN-EVENT9
S09:WARN-EVENT10
S10:PRIOSEL-2
S11:PRIOSEL-3
S12:PRIOSEL-4
S13:START-UP-AUX
S14:START-UP-AUX
S15:MVD-ON-OFF
S16:START/STOP
S17:MILL-ON,WR
S18:BRAKE-HORN
S19:INCH-ANGLE
S20:INCH-ANGLE
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
Johannes Gonser
ATBDE / J.Gonser
12.11.2003
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016 2
F01/K01
A 4 E 5
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
S24:NW-REM-AD,PM
S25:STANDSTILL-L
ENDSEGMENT
INT3-MODBUS
SEGMENT
S01:MODBUS-OUT1
S02:FAULTS
S03:STATUS-1
S04:COMMAND-1
S05:ANALOG-OUT-1
S06:ANALOG-OUT-2
S07:ANALOG-OUT-3
S08:MODBUS-OUT2
S09:SETPOINTS
ENDSEGMENT
ENDCLUSTER
ENDTASK
DOMAIN
DATAMEMORY
ALARM
MODBUS-I
MODBUS-O
INTERN
INIT
KOMBI-1
KOMBI-2
ParamGrp
PANEL
LCB
UDA327:1
UDA327:2
UDA327:3
TRIP
ENDDATAMEMORY
SAVEMEMORY
ENDSAVEMEMORY
MAILBOXSHORT POSSIBLEBASE 00000200H POSSIBLESIZE 00000100H
PANEL-I BASE 00000200H SIZE 0000000AH
SIGNAL
CHNr1 OFFSET 0000H ;ChannelNr at first line, Node ID=05H
CHNr2 OFFSET 0001H
CHNr3 OFFSET 0002H
CHNr4 OFFSET 0003H
CHNr5 OFFSET 0004H
CHNr6 OFFSET 0005H
CHNr7 OFFSET 0006H
CHNr8 OFFSET 0007H
RESET OFFSET 0008H BIT 0H
KEYS:F1-F16 OFFSET 0009H
ENDSIGNAL
LCB-I BASE 0000020AH SIZE 0000000AH
SIGNAL
CHNr1 OFFSET 0000H ;Node ID =06H
CHNr2 OFFSET 0001H
CHNr3 OFFSET 0002H
CHNr4 OFFSET 0003H
CHNr5 OFFSET 0004H
CHNr6 OFFSET 0005H
CHNr7 OFFSET 0006H
CHNr8 OFFSET 0007H
RESET OFFSET 0008H BIT 0H
BI-1 OFFSET 0008H BIT 8H
BI-2 OFFSET 0008H BIT 9H
BI-3 OFFSET 0008H BIT AH
KEYS:F1-F16 OFFSET 0009H
ENDSIGNAL
UAC096 BASE 00000214H SIZE 00000008H
SIGNAL
cool-temp-CT001 OFFSET 0000H ;analog input from UA C096, Node ID=30H (DIP Switch value 48)
cool-temp-CT002 OFFSET 0001H
cool-flow-CF001 OFFSET 0002H
cool-temp-CT004 OFFSET 0003H
cool-level-CL001 OFFSET 0004H
cool-press-CP001 OFFSET 0005H
cool-cond-CD001 OFFSET 0006H
cool-temp-CT005 OFFSET 0007H
ENDSIGNAL
PANEL-O BASE 00000220H SIZE 00000015H
SIGNAL
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
Johannes Gonser
ATBDE / J.Gonser
12.11.2003
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016 3
F01/K01
A 4 E 6
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
analog-value4 OFFSET 0003H
analog-value5 OFFSET 0004H
analog-value6 OFFSET 0005H
analog-value7 OFFSET 0006H
analog-value8 OFFSET 0007H
FIRST-FAULT-NR OFFSET 0008H
ERROR-BLOCK1 OFFSET 0009H
ERROR-BLOCK2 OFFSET 000AH
ERROR-BLOCK3 OFFSET 000BH
ERROR-BLOCK4 OFFSET 000CH
ERROR-BLOCK5 OFFSET 000DH
LAMPTEST OFFSET 000EH BIT 0H ;
;DISPLAY OFFSET 000EH BIT 1H ;Reset Display active time
;PRINTER OFFSET 000EH BIT 2H ;Activates the Printer
RESET OFFSET 000EH BIT 3H ;Reset Alarm/Fault
;RELAY1 OFFSET 000EH BIT 8H ;Relay Outputs
;RELAY2 OFFSET 000EH BIT 9H ;
;RELAY3 OFFSET 000EH BIT AH ;
LED:F1-F16 OFFSET 000FH ;Function Key LED 1..16
ERROR-BLOCK6 OFFSET 0010H ;
ERROR-BLOCK7 OFFSET 0011H ;
ERROR-BLOCK8 OFFSET 0012H ;
ERROR-BLOCK9 OFFSET 0013H ;
ERROR-BLOCK10 OFFSET 0014H ;
ENDSIGNAL
LCB-O BASE 00000235H SIZE 00000015H
SIGNAL
analog-value1 OFFSET 0000H
analog-value2 OFFSET 0001H
analog-value3 OFFSET 0002H
analog-value4 OFFSET 0003H
analog-value5 OFFSET 0004H
analog-value6 OFFSET 0005H
analog-value7 OFFSET 0006H
analog-value8 OFFSET 0007H
FIRST-FAULT-NR OFFSET 0008H
ERROR-BLOCK1 OFFSET 0009H
ERROR-BLOCK2 OFFSET 000AH
ERROR-BLOCK3 OFFSET 000BH
ERROR-BLOCK4 OFFSET 000CH
ERROR-BLOCK5 OFFSET 000DH
DIVERS OFFSET 000EH
RESET OFFSET 000EH BIT 3H ;Reset Alarm/Fault
;RELAY1 OFFSET 000EH BIT 8H ;Relay Outputs
LED:F1-F16 OFFSET 000FH ;Function Key LED 1..16
ERROR-BLOCK6 OFFSET 0010H
ERROR-BLOCK7 OFFSET 0011H
ERROR-BLOCK8 OFFSET 0012H
ERROR-BLOCK9 OFFSET 0013H
ERROR-BLOCK10 OFFSET 0014H
ENDSIGNAL
ENDMAILBOXSHORT
MAILBOXLONG
ENDMAILBOXLONG
BUSSHORTIO
UDA327-1 BASE 00000000H SIZE 00000020H ;GA=0
SIGNAL
>00 OFFSET 0000H
/10 OFFSET 0010H
ENDSIGNAL
UDA327-2 BASE 00000020H SIZE 00000020H ;GA=2
SIGNAL
>20 OFFSET 0000H
/30 OFFSET 0010H
ENDSIGNAL
UDA327-3 BASE 00000040H SIZE 00000020H ;GA=4
SIGNAL
>40 OFFSET 0000H
/50 OFFSET 0010H
ENDSIGNAL
UAC326-1 BASE 00000060H SIZE 00000020H ;GA=5
SIGNAL
s>+[ixR1] OFFSET 0001H
s>+[ixS1] OFFSET 0002H
s>+[ixT1] OFFSET 0003H
s>+[ixR2] OFFSET 0004H
s>+[ixS2] OFFSET 0005H
s>+[ixT2] OFFSET 0006H
s>uxMR OFFSET 0007H
s>uxMS OFFSET 0008H
s>uxMT OFFSET 0009H
s>AGP10 OFFSET 000AH
s>+[ixe] OFFSET 000BH
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
Johannes Gonser
ATBDE / J.Gonser
12.11.2003
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016 4
F01/K01
A 4 E 7
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
i-pi/ixS OFFSET 0013H
i-pi/ixT OFFSET 0014H
pi/si OFFSET 0015H
i-pi/ixe OFFSET 0016H
/iwe OFFSET 0017H
/nw OFFSET 0018H
>60 OFFSET 0000H
/70 OFFSET 0010H
ENDSIGNAL
UAC326-2 BASE 00000080H SIZE 00000020H ;GA=6
SIGNAL
>80 OFFSET 0000H
/90 OFFSET 0010H
s>AGP1 OFFSET 0001H
s>AGP2 OFFSET 0002H
s>AGP3 OFFSET 0003H
s>AGP4 OFFSET 0004H
s>AGP5 OFFSET 0005H
s>AGP6 OFFSET 0006H
s>AGP7 OFFSET 0007H
s>AGP8 OFFSET 0008H
s>AGP9 OFFSET 0009H
s>Unet-R OFFSET 000AH
s>Unet-S OFFSET 000BH
s>Unet-T OFFSET 000CH
/AS-sig OFFSET 0011H
s/Recording-AO2 OFFSET 0012H
s/Recording-AO3 OFFSET 0013H
s/Recording-AO4 OFFSET 0014H
s/Recording-AO5 OFFSET 0015H
s/Recording-AO6 OFFSET 0016H
; s/Recording-AO7 OFFSET 0017H
s/Recording-AO8 OFFSET 0018H
ENDSIGNAL
GDB-R1 BASE 00000100H SIZE 00000010H ;GA=7
SIGNAL
UstR OFFSET 0001H ;(write)Control Voltage reference (from SW)
Id OFFSET 0002H ;(write)
commut-react OFFSET 0003H
scal-unx OFFSET 0004H ;(write)Scaling factor Reference Voltage (uSRNn=10Vpeak; 40..130%)
scal-idx OFFSET 0005H
unx OFFSET 000AH ;(read)Rectified line voltage
frequency OFFSET 000CH ;(read)line voltage frequency
ENDSIGNAL
GDB-S1 BASE 00000120H SIZE 00000010H ;GA=8
SIGNAL
UstS OFFSET 0001H ;(write)Control Voltage reference (from SW)
scal-unx OFFSET 0004H ;(write)Scaling factor Reference Voltage (uSRNn=10Vpeak; 40..130%)
Id OFFSET 0002H
commut-react OFFSET 0003H
scal-idx OFFSET 0005H
ENDSIGNAL
GDB-T1 BASE 00000140H SIZE 00000010H ;GA=9
SIGNAL
UstT OFFSET 0001H ;(write)Control Voltage reference (from SW)
scal-unx OFFSET 0004H ;(write)Scaling factor Reference Voltage (uSRNn=10Vpeak; 40..130%)
Id OFFSET 0002H
commut-react OFFSET 0003H
scal-idx OFFSET 0005H
ENDSIGNAL
GDB-R2 BASE 00000160H SIZE 00000010H ;GA=10
SIGNAL
UstR OFFSET 0001H ;(write)Control Voltage reference (from SW)
scal-unx OFFSET 0004H ;(write)Scaling factor Reference Voltage (uSRNn=10Vpeak; 40..130%)
Id OFFSET 0002H
commut-react OFFSET 0003H
scal-idx OFFSET 0005H
ENDSIGNAL
GDB-S2 BASE 00000180H SIZE 00000010H ;GA=11
SIGNAL
UstS OFFSET 0001H ;(write)Control Voltage reference (from SW)
scal-unx OFFSET 0004H ;(write)Scaling factor Reference Voltage (uSRNn=10Vpeak; 40..130%)
Id OFFSET 0002H
commut-react OFFSET 0003H
scal-idx OFFSET 0005H
ENDSIGNAL
GDB-T2 BASE 000001A0H SIZE 00000010H ;GA=12
SIGNAL
UstT OFFSET 0001H ;(write)Control Voltage reference (from SW)
scal-unx OFFSET 0004H ;(write)Scaling factor Reference Voltage (uSRNn=10Vpeak; 40..130%)
Id OFFSET 0002H
commut-react OFFSET 0003H
scal-idx OFFSET 0005H
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
Johannes Gonser
ATBDE / J.Gonser
12.11.2003
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016 5
F01/K01
A 4 E 8
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
FAULTS-1 OFFSET 0000H ; Faults read by PLC
FAULTS-2 OFFSET 0001H
FAULTS-3 OFFSET 0002H
FAULTS-4 OFFSET 0003H
FAULTS-5 OFFSET 0004H
FAULTS-6 OFFSET 0005H
WARNINGS-7 OFFSET 0006H ; Warnings read by PLC
WARNINGS-8 OFFSET 0007H
WARNINGS-9 OFFSET 0008H
WARNINGS-10 OFFSET 0009H
STATUS-1 OFFSET 000AH ; Status read by PLC
ON/OFF-1 OFFSET 000BH ; On/Off signals read by PLC
AGP1 OFFSET 000CH ; Air gaps ring motor read by PLC
AGP2 OFFSET 000DH
AGP3 OFFSET 000EH
AGP4 OFFSET 000FH
AGP5 OFFSET 0010H
AGP6 OFFSET 0011H
AGP7 OFFSET 0012H
AGP8 OFFSET 0013H
AGP9 OFFSET 0014H
COOL-CT001 OFFSET 0015H ; Cooling sytems signals read by PLC
COOL-CT002 OFFSET 0016H
COOL-CF001 OFFSET 0017H
COOL-CL001 OFFSET 0018H
COOL-CP001 OFFSET 0019H
COOL-CD001 OFFSET 001AH
COOL-CT004 OFFSET 001BH
COOL-CT005 OFFSET 001CH
/nw/ OFFSET 001DH ; Reference Speed read by PLC
nx OFFSET 001EH ; ACtual speed read by PLC
/UN/ OFFSET 001FH ; U netz 13,8 KV read by PLC
Pm OFFSET 0020H ; Ring Motor Power read by PLC
ixe OFFSET 0021H
;uxe OFFSET 0022H
uxMA OFFSET 0023H
ixR-eff OFFSET 0024H ; Stator currents read by PLC
ixS-eff OFFSET 0025H
ixT-eff OFFSET 0026H
First-Fault OFFSET 0027H
AGP10 OFFSET 0028H
AGP11 OFFSET 0029H
;
; Follow signals written by PLC
;
nw OFFSET 0030H ; Reference speed (DCS) write by PLC
ON/OFF-SIGNALS-1 OFFSET 0031H
ON/OFF-SIGNALS-2 OFFSET 0032H
LoadCell OFFSET 0033H
ENDSIGNAL
ENDBUSSHORTIO
BUSLONGIO
PSR BASE 00020000H SIZE 00001000H
SIGNAL
Status OFFSET 0005H
Nodes-110H OFFSET 0110H ;Node 1....15
;Nodes-111H OFFSET 0111H ;Node 16...31
;Nodes-112H OFFSET 0112H ;Node 32...47
Nodes-113H OFFSET 0113H ;Node 48...63
ActiveMaster OFFSET 0114H ;PSR is active ARCnet master
ENDSIGNAL
PMA-MB BASE 00060000H SIZE 000003FFH
SIGNAL
DEVICESTATUS OFFSET 0005H
ENDSIGNAL
KOMBI-1L BASE 000A0000H SIZE 00000007H
SIGNAL
Status OFFSET 0005H
ENDSIGNAL
KOMBI-2L BASE 000C0000H SIZE 00000007H
SIGNAL
Status OFFSET 0005H
ENDSIGNAL
GDB-R1LA BASE 000E0000H SIZE 00000106H
SIGNAL
Status OFFSET 0005H
ENDSIGNAL
GDB-S1LA BASE 00100000H SIZE 00000106H
SIGNAL
Status OFFSET 0005H
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
Johannes Gonser
ATBDE / J.Gonser
12.11.2003
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016 6
F01/K01
A 4 E 9
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SIGNAL
Status OFFSET 0005H
ENDSIGNAL
GDB-R2LA BASE 00140000H SIZE 00000106H
SIGNAL
Status OFFSET 0005H
ENDSIGNAL
GDB-S2LA BASE 00160000H SIZE 00000106H
SIGNAL
Status OFFSET 0005H
ENDSIGNAL
GDB-T2LA BASE 00180000H SIZE 00000106H
SIGNAL
Status OFFSET 0005H
ENDSIGNAL
ENDBUSLONGIO
CODEMEMORY POSSIBLEBASE 00000000H POSSIBLESIZE 00007FFFH
;32KBEEPROM
ENDCODEMEMORY
ENDDOMAIN
ENDPHSC
ENDBUS
ENDPROJECT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
Johannes Gonser
ATBDE / J.Gonser
12.11.2003
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016 7
F01/K01
A 4 E 10
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
OND
MS
7 COMPW 6
BSBI 5
&
B
2MS
SIC 0I IC 0B HOLD 0B DOWN
1B EN 0000H KEY
Y XINTERN_SI:C-nw.0
INTERN_SI:C-iw.1
INTERN_SI:C-nx.2
INTERN_SI:C-psiw.3
INTERN_SI:C-psix.4
INTERN_SI:C-dpsiT.5.6.7.8.9
.10
.11
.12
.13
.14
.15
X 5I Y X=Y /
70MS T
<
T/X>Y
CARRY
INPUT CROSSREFERENCE:
PANEL_C>LOCAL-F6 Source: INT3\S03:PANEL-INPUT2
Sink : BACKGND\S01:SELECT-DECO PANEL-AFC094\S05:LED-CONTROL1
OUTPUT CROSSREFERENCE:
INTERN_SI:C-dpsiT Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_SI:C-iw Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_SI:C-nw Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_SI:C-nx Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_SI:C-psiw Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_SI:C-psix Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
BACKGND S01:SELECT-DECOSELECT SELECTIVE INDICATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C001/S001
F01/K01
A 4 E 11
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
>=144
OND
S
43
OFD
S
42
&
B
41
OND
MS
40 &
B
39
THRLL
%
38
MULT
%
37 ADD
%
36 OND
MS
35 &
B
34
THRLL
%
33
MULT
%
32 ADD
%
31 OND
MS
30 &
B
29
THRLL
%
28
MULT
%
27 ADD
%
26 OND
MS
25 &
B
24
THRLL
%
23
MULT
%
22 ADD
%
21 OND
MS
20 &
B
19
THRLL
%
18
MULT
%
17 ADD
%
16 OND
MS
15 &
B
14
THRLL
%
13
MULT
%
12 ADD
%
11 OND
MS
10 &
B
9
THRLL
%
8
MULT
%
7 ADD
%
6 OND
MS
5 &
B
4
THRLL
%
3% T Conv In 0-100GINTERN_cool-temp-CTX*Y
X
-11.99951%ParamGrp_lifezero-mon LOLIM
2% HYS<=LIM
o / 500MS T
INTERN_W/COOL-CT001T/Water Flow ConvUAC096_cool-flow-CF001 +1
-20% +2 X 125% Y
Flow 0-380l/minINTERN_cool-flow-CFX*Y
XLOLIM
2% HYS<=LIM
o / 500MS T
INTERN_W/COOL-CF001T/Water LevelUAC096_cool-level-CL001 +1
-20% +2 X 125% Y
Wat Level 0-100%INTERN_cool-level-CX*Y
XLOLIM
2% HYS<=LIM
o / 500MS T
INTERN_W/COOL-CL001T/UAC096_cool-press-CP001 +1
-20% +2 X 125% Y
Wat Press 0-6barINTERN_cool-press-CX*Y
XLOLIM
2% HYS<=LIM
o / 500MS T
INTERN_W/COOL-CP001T/Temp Conv OutletUAC096_cool-temp-CT002 +1
-20% +2 X 125% Y
T Cv Out 0-100GINTERN_cool-temp-CTX*Y
XLOLIM
2% HYS<=LIM
o / 500MS T
INTERN_W/COOL-CT002T/Water ConductivUAC096_cool-cond-CD001 +1
-20.00122%ParamGrp_cool-cond-CD001 +2 X
125% Y
Conduct 0-4uSINTERN_cool-cond-CDX*Y
XLOLIM
2% HYS<=LIM
o / 500MS T
INTERN_W/COOL-CD001T/UAC096_cool-temp-CT004 +1
-20% +2 X 125% Y
INTERN_cool-temp-CTX*Y
XLOLIM
2% HYS<=LIM
o / 500ms T
INTERN_W/COOL-CT004T/UAC096_cool-temp-CT005 +1
-20% +2 X 125% Y
INTERN_cool-temp-CTX*Y
XLOLIM
2% HYS<=LIM
o / 500ms T
INTERN_W/COOL-CT005T/
\ 2S T
INTERN_W/COOL-POWR-
<
T\
/
5SParamGrp_del-power-fail-T T
INTERN_F/COOL-POWR-T/
INTERN_W/COOL-SENS-
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
BACKGND S02:COOL-INPUTCYCLOC.COOLING / INPUT SIGNALS
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C001/S002 1
F01/K01
A 4 E 12
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of a
pat
ent a
nd r
egis
trat
ion
of a
noth
er in
dust
rial r
ight
. Mca
tion,
in p
artic
ular
rep
rodu
ctio
n or
han
dlin
g ov
er to
thi
is p
rohi
bite
d; it
is c
ivill
y an
d cr
imin
ally
act
iona
ble.
S_
INPUT CROSSREFERENCE:
ParamGrp_cool-cond-CD001 Source: ?
Sink : BACKGND\S02:COOL-INPUT
ParamGrp_del-SENS-FAIL-T Source: ?
Sink : BACKGND\S02:COOL-INPUT
ParamGrp_del-power-fail-T Source: ?
Sink : BACKGND\S02:COOL-INPUT
ParamGrp_lifezero-mon Source: ?
Sink : BACKGND\S02:COOL-INPUT
UAC096_cool-cond-CD001 Source: ?
Sink : BACKGND\S02:COOL-INPUT
UAC096_cool-flow-CF001 Source: ?
Sink : BACKGND\S02:COOL-INPUT
UAC096_cool-level-CL001 Source: ?
Sink : BACKGND\S02:COOL-INPUT
UAC096_cool-press-CP001 Source: ?
Sink : BACKGND\S02:COOL-INPUT
UAC096_cool-temp-CT001 Source: ?
Sink : BACKGND\S02:COOL-INPUT
UAC096_cool-temp-CT002 Source: ?
Sink : BACKGND\S02:COOL-INPUT
UAC096_cool-temp-CT004 Source: ?
Sink : BACKGND\S02:COOL-INPUT
UAC096_cool-temp-CT005 Source: ?
Sink : BACKGND\S02:COOL-INPUT
OUTPUT CROSSREFERENCE:
INTERN_F/COOL-POWR-FAIL Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY
INTERN_F/COOL-SENS-FAIL Source: BACKGND\S02:COOL-INPUT
Sink : INT3\S05:FAULT-EVENT6
INTERN_W/COOL-CD001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CF001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CL001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CP001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT002 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT004 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT005 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-POWR-FAIL Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT INT3\S07:WARN-EVENT8
INTERN_W/COOL-SENS-FAIL Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT INT3\S07:WARN-EVENT8
INTERN_cool-cond-CD001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-flow-CF001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-level-CL001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-press-CP001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-temp-CT001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-temp-CT002 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-temp-CT004 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-temp-CT005 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
BACKGND S02:COOL-INPUTCYCLOC.COOLING / INPUT SIGNALS
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C001/S002 2
F01/K01
A 4 E 13
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
THRUL
%
24
OND
S
23
&
B
22
THRUL
%
21
OND
S
20
THRUL
%
19
OND
S
18
THRUL
%
17
OND
S
16
OND
MS
15 &
B
14
THRLL
%
13 &
B
12
THRLL
%
11
&
B
10
THRLL
%
9
OND
S
8
&
B
7
>=1
B
6
THRLL
%
5 OND
S
4
THRUL
%
3
OND
S
%
50.00610%p_ p
2% HYS>=LIM /
2S TINTERN_W/COOL-TEMP-T/
X
55.00488%ParamGrp_cool-temp-cv-T UPLIM
2% HYS>=LIM /
2S TINTERN_F/COOL-TEMP-T/Flow 0-380l/min
INTERN_cool-flow-CF001 X
54.00391%ParamGrp_cool-flow-conv-T LOLIM
2% HYS<=LIM
INTERN_AUX-RUNNING
INTERN_COOL-PUMP1or2-ON /
5SParamGrp_del-cool-flow-T T
INTERN_F/COOL-FLOW-T/
Wat Level 0-100%INTERN_cool-level-CL001 X
75.00000%ParamGrp_cool-level-A LOLIM
2% HYS<=LIM
INTERN_W/COOL-POWR-FAIL o
INTERN_W/COOL-SENS-FAIL o INTERN_W/COOL-LEVEL
X
50.00000%ParamGrp_cool-level-T LOLIM
2% HYS<=LIM
oo INTERN_F/COOL-LEVELWat Press 0-6bar
INTERN_cool-press-CP001 X
25.00000%ParamGrp_cool-press-A LOLIM
2% HYS<=LIM
/
1000MSParamGrp_del-cool-press-A T
INTERN_W/COOL-PRESST/
/
5SParamGrp_del-cool-press-T T
INTERN_F/COOL-PRESST/
T Cv Out 0-100GINTERN_cool-temp-CT002 X
52.00195%ParamGrp_cool-tmp-cvout-A UPLIM
2% HYS>=LIM /
2S TINTERN_W/COOL-TMP-CVT/
X
57.01294%ParamGrp_cool-tmp-cvout-T UPLIM
2% HYS>=LIM /
2S TINTERN_F/COOL-TMP-CVT/
Conduct 0-4uSINTERN_cool-cond-CD001 X
25.00000%ParamGrp_cool-cond-A UPLIM
2% HYS>=LIM /
10SParamGrp_del-cool-cond-A T
INTERN_W/COOL-CONDT/
X
50.00000%ParamGrp_cool-cond-T UPLIM
2% HYSINTERN_F/COOL-COND>=LIM
INPUT CROSSREFERENCE:
INTERN_AUX-RUNNING Source: INT3\S13:START-UP-AUX
Sink : INT3\S16:START/STOP BACKGND\S03:COOL-MONITOR PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF INT3\S17:MILL-ON,WR
INTERN_COOL-PUMP1or2-ON Source: INT3\S14:START-UP-AUX
Sink : BACKGND\S03:COOL-MONITOR
INTERN_W/COOL-POWR-FAIL Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT INT3\S07:WARN-EVENT8
INTERN_W/COOL-SENS-FAIL Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT INT3\S07:WARN-EVENT8
INTERN_cool-cond-CD001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-flow-CF001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-level-CL001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-press-CP001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
BACKGND S03:COOL-MONITORCYCLOC.COOLING MONITORING
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C001/S003 1
F01/K01
A 4 E 14
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
ParamGrp_cool-cond-A Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_cool-cond-T Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_cool-flow-conv-T Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_cool-level-A Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_cool-level-T Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_cool-press-A Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_cool-temp-cv-A Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_cool-temp-cv-T Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_cool-tmp-cvout-A Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_cool-tmp-cvout-T Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_del-cool-cond-A Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_del-cool-flow-T Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_del-cool-press-A Source: ?
Sink : BACKGND\S03:COOL-MONITOR
ParamGrp_del-cool-press-T Source: ?
Sink : BACKGND\S03:COOL-MONITOR
OUTPUT CROSSREFERENCE:
INTERN_F/COOL-COND Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S05:FAULT-EVENT6
INTERN_F/COOL-FLOW-CONV Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S14:START-UP-AUX INT3\S05:FAULT-EVENT6
INTERN_F/COOL-LEVEL Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S14:START-UP-AUX INT3\S05:FAULT-EVENT6
INTERN_F/COOL-PRESS Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S05:FAULT-EVENT6
INTERN_F/COOL-TEMP-CONV Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S05:FAULT-EVENT6
INTERN_F/COOL-TMP-CVOUT Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S05:FAULT-EVENT6
INTERN_W/COOL-COND Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S07:WARN-EVENT8
INTERN_W/COOL-LEVEL Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S07:WARN-EVENT8
INTERN_W/COOL-PRESS Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S14:START-UP-AUX INT3\S07:WARN-EVENT8
INTERN_W/COOL-TEMP-CONV Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S07:WARN-EVENT8
INTERN_W/COOL-TMP-CVOUT Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S07:WARN-EVENT8
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
BACKGND S03:COOL-MONITORCYCLOC.COOLING MONITORING
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C001/S003 2
F01/K01
A 4 E 15
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
&
B
17
RSFF16
>=1
B
15
&
B
14
RSFF13
>=1
B
12
SWI
B
11
&
B
10
RSFF 9
>=1
B
8
>=1
B
7 SWI
B
6
&
B
5
>=1
B
4
>=1
B
3
MS
S
2B
_
PANEL_C>CENTRAL X1
/ 3S T
/T\
INTERN_START-PI*TAST o
0BParamGrp_MODE-BYPASS S
INTERN_C>SERVICE
RINTERN_CENTRAL-SELQSELX1
MODBUS-O_LOCAL-SEL X0
PANEL_C>LOCAL X1
<
S
RINTERN_LOCAL-SELQ
SELX1MODBUS-O_LCB-SEL X0
PANEL_C>LCB X1
<
S
RINTERN_LCB-SELQ
oooo
<
INPUT CROSSREFERENCE:
INTERN_C>SERVICE Source: INT3\S03:PANEL-INPUT2
Sink : BACKGND\S04:MODE-SELECT PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX
INTERN_START-PI*TAST Source: INT3\S16:START/STOP
Sink : INT3\S17:MILL-ON,WR BACKGND\S04:MODE-SELECT INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
MODBUS-O_CENTRAL-SEL Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : BACKGND\S04:MODE-SELECT
MODBUS-O_LCB-SEL Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : BACKGND\S04:MODE-SELECT
MODBUS-O_LOCAL-SEL Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : BACKGND\S04:MODE-SELECT
PANEL_C>CENTRAL Source: INT3\S02:PANEL-INPUT1
Sink : BACKGND\S04:MODE-SELECT INT3\S03:PANEL-INPUT2
PANEL_C>LCB Source: INT3\S02:PANEL-INPUT1
Sink : BACKGND\S04:MODE-SELECT
PANEL_C>LOCAL Source: INT3\S02:PANEL-INPUT1
Sink : BACKGND\S04:MODE-SELECT INT3\S03:PANEL-INPUT2
ParamGrp_MODE-BYPASS Source: ?
Sink : BACKGND\S04:MODE-SELECT
ParamGrp_MODE-SELECT Source: ?
Sink : BACKGND\S04:MODE-SELECT
OUTPUT CROSSREFERENCE:
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_LCB-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 PANEL-AFC094\S04:LED:F1-F16 INT3\S14:START-UP-AUX INT3\S11:PRIO
INT3\S22:STATUS-INDIC INT3\S16:START/STOP INT3\S21:RESET/LT INT3\S12:PRIOSEL-4
INTERN_LOCAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX INT3\S10:PRIOSEL-2 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
BACKGND S04:MODE-SELECTMode Selection, Central-Local-MLCB
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C001/S004
F01/K01
A 4 E 16
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRAN%
8
MULT
%
7
MULT
%
6
MULT
%
5MULT
%
4
MULT
%
3%80% = 9.043 rpm
_ _ p
INTERN_/UN/ X
125.00000%ParamGrp_/UN/-panel Y
PANEL_i-pi/UNX*Y
INTERN_[ixe] X 125% Y
X*Y X
187.50000%ParamGrp_ixe Y
PANEL_i-pi/ixeX*Y
INTERN_uxM-eff X
176.77002%ParamGrp_uxM-adaptation Y
PANEL_i-pi/uxMAX*Y
XY
UAC326-1_i-pi/ixeX*Y
0.00000%ParamGrp_Angle-shifting UAC326-2_/AS-sig
PANEL
/UN/ : 23kV = 80% ; Panel 100% = 23000V
=>CALIBRATION : 125% (100% x ((23000x100)/(23000x80)))
[ixe] : 1500 A = 80% ; Panel 100% = 800 A
=>CALIBRATION : 234.375% (100% x ((1500x100)/(800x80)))
uxMA-eff: 5200 V = 56.568%; Panel 100% = 5200 V
=>CALIBRATION : 176.77% (100% x ((5200x100)/(5200x56.568)))
ANALOG METERS
[ixe] : 1500A = 8V ; Analog Meter : 0-800A = 0-10V
=>CALIBRATION : 234.375% (100% x ((1500x10)/(800x8)))
Firing angle shifting = 0%
INPUT CROSSREFERENCE:
INTERN_/UN/ Source: INT0\S07:FILTER5
Sink : BACKGND\S05:I-ANALOG-ADP INT1\S06:DET-UE/IE,UN INT0\S07:FILTER5
INTERN_/nw/ Source: INT2\S17:NW2
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT2\S21:PSIW INT2\S18:CONTROL-N
INTERN_[ixe] Source: INT0\S06:FILTER4
Sink : BACKGND\S05:I-ANALOG-ADP INT1\S06:DET-UE/IE,UN
INTERN_nx Source: INT2\S13:NX
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIF
INT2\S20:ANTIVOLT INT2\S18:CONTROL-N
INTERN_uxM-eff Source: INT2\S27:MOT-POWER
Sink : BACKGND\S05:I-ANALOG-ADP
ParamGrp_/UN/-panel Source: ?
Sink : BACKGND\S05:I-ANALOG-ADP
ParamGrp_Angle-shifting Source: ?
Sink : BACKGND\S05:I-ANALOG-ADP
ParamGrp_ixe Source: ?
Sink : BACKGND\S05:I-ANALOG-ADP
ParamGrp_uxM-adaptation Source: ?
Sink : BACKGND\S05:I-ANALOG-ADP
OUTPUT CROSSREFERENCE:
PANEL_i-pi/UN Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/ixe Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/nref Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/nx Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/uxMA Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
UAC326-1_i-pi/ixe Source: BACKGND\S05:I-ANALOG-ADP
Sink : INT3-MODBUS\S06:ANALOG-OUT-2
UAC326-2_/AS-sig Source: BACKGND\S05:I-ANALOG-ADP
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
BACKGND S05:I-ANALOG-ADPADAPTATION FOR ANALOG INDICATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C001/S005
F01/K01
A 4 E 17
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
>=1
B
15
>=1
B
14
>=1
B
13
>=1
B
12
>=1
B
11
>=1
B
10%
SWI
%
8
SWI
%
7
SWI
%
6
SWI
%
5
ABS%
4
SWI
%
3
ABS%
2
%_
INTERN_SI:C-iw SELX1 0% X0
INTERN_++iw X1 +2
INTERN_SI:C-nx SELX1 0% X0
80% = 9.043 rpmINTERN_nx X1 +3
INTERN_SI:C-psiw SELX1 0% X0
INTERN_+psiw X1 +4
INTERN_SI:C-psix SELX1 0% X0
INTERN_[psix] X1 +5
INTERN_SI:C-dpsiT SELX1 0% X0
INTERN_+delta-psi-T X1 +6 UAC326-1_pi/si
INTERN_LampTEST UDA327:2_C>CC-SI:nw
UDA327:2_C>CC-SI:iw
UDA327:2_C>CC-SI:nx
UDA327:2_C>CC-SI:ps
UDA327:2_C>CC-SI:ps
UDA327:2_C>CC-SI:dP
nw : 8V = 9.043 rpm
+iw : 8V = 2450 A
+psiw : 8V = psiwn
[psix] : 8V = psixn
+delta-psi-T : 8V = 100% psin
INPUT CROSSREFERENCE:
INTERN_++iw Source: INT2\S22:COSPHI2
Sink : BACKGND\S06:SELECT-IND INT2\S23:EXCITAT-1 INT2\S22:COSPHI2
INTERN_+delta-psi-T Source: INT1\S24:TRAPEZ
Sink : BACKGND\S06:SELECT-IND INT1\S24:TRAPEZ INT2\S15:NX-LIMITS
INTERN_+psiw Source: INT2\S21:PSIW
Sink : BACKGND\S06:SELECT-IND INT1\S24:TRAPEZ INT2\S23:EXCITAT-1
INTERN_/nw/ Source: INT2\S17:NW2
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT2\S21:PSIW INT2\S18:CONTROL-N
INTERN_LampTEST Source: INT3\S21:RESET/LT
Sink : LCB-AFC094\S03:AFC094-LED BACKGND\S06:SELECT-IND PANEL-AFC094\S04:LED:F1-F16 PANEL-AFC094\S03:PANEL-OUT INT3\S22:STATU
INTERN_SI:C-dpsiT Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_SI:C-iw Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_SI:C-nw Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_SI:C-nx Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_SI:C-psiw Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_SI:C-psix Source: BACKGND\S01:SELECT-DECO
Sink : BACKGND\S06:SELECT-IND
INTERN_[psix] Source: INT2\S10:INTEG7
Sink : BACKGND\S06:SELECT-IND INT1\S26:RECORDING INT2\S23:EXCITAT-1 INT2\S20:ANTIVOLT INT2\S13:NX INT2\S10:INTEG7
INTERN_nx Source: INT2\S13:NX
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIF
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
BACKGND S06:SELECT-INDSELECTIVE INDICATION OUTPUTS
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C001/S006 1
F01/K01
A 4 E 18
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
UAC326-1_pi/si Source: BACKGND\S06:SELECT-IND
Sink : ?
UDA327:2_C>CC-SI:dPSIT Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:iw Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:nw Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:nx Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:psi-w Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:psi-x Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
BACKGND S06:SELECT-INDSELECTIVE INDICATION OUTPUTS
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C001/S006 2
F01/K01
A 4 E 19
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
WRLA 2
0B .3 0B .4 0B .5 0B .6 0B .7 0B .8 0B .9 0B .10 0B .11 0B .12 0B .13 0B .14 0B .15
Y PSR_ActiveMaster
Motor datas for Collahuasi Project SAG Mill / 03.04.2004
min. rated max. starting
speed speed speed torque 130%,30s
--------------------------------------------------------------------
power [kW] xxxxx 21000 21000
speed [rpm] xxxxx 9.043 9.776
freq. [Hz] xxxxx 5.727 6.191
U1 [V] xxxxx 5200 5200
I1 [A] xxxxx 2450 2450 3185
cos phi 0.97 => underexcited =>
If [A] 530 470 565
Uf [V] 471 418 502
field weakening range 9.043 - 9.776 rpm
Creeping Speed 0.3 rpm.
Inching Speed 1.3 rpm.
INPUT CROSSREFERENCE:
OUTPUT CROSSREFERENCE:
PSR_ActiveMaster Source: INIT-HW\S01:ARCNET
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INIT-HW S01:ARCNETINITIALISATION OF ARCNET
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TI/C001/S001
F01/K01
A 4 E 20
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SLAVE-I 2
0010H SSIZE 0000H WAITST
0B LFILL 0B SFILL
0000H FILLV 1B READY
8006H PADD1 0000H PVAL1 8100H PADD2 0101H PVAL2 8101H PADD3
10% PVAL3 8102H PADD4
153.1% PVAL4 8103H PADD5
22.233% PVAL5
000AH GA 0200H LSIZE 0160H SBASE 0010H SSIZE
0H WAITST 0B LFILL 0B SFILL
0000H FILLV 1B READY
8006H PADD1 0000H PVAL1 8100H PADD2 0103H PVAL2 8101H PADD3
10% PVAL3 8102H PADD4
153.1% PVAL4 8103H PADD5
22.233% PVAL5
HW : =VA Gate Controler GDB 021 for Phase R1 GA=7
" Phase R2 GA=10
****************************************************
Data according curve from IAAD document 3BHS123040
PVAL3 : Rectifier limit 10%
PVAL4 : Inverter limit 153.1 degree (153.1%)
PVAL5 : Inverter limit Id depending (22.233%)
INPUT CROSSREFERENCE:
OUTPUT CROSSREFERENCE:
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INIT-HW S02:GDB021-RInitialisation GATE CONTROL UNIT GDB021E-R
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TI/C001/S002
F01/K01
A 4 E 21
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SLAVE-I 2
0010H SSIZE 0H WAITST 0B LFILL 0B SFILL
0000H FILLV 1B READY
8006H PADD1 0000H PVAL1 8100H PADD2 0101H PVAL2 8101H PADD3
10% PVAL3 8102H PADD4
153.1% PVAL4 8103H PADD5
22.233% PVAL5
000BH GA 0200H LSIZE 0180H SBASE 0010H SSIZE 0000H WAITST
0B LFILL 0B SFILL
0000H FILLV 1B READY
8006H PADD1 0000H PVAL1 8100H PADD2 0103H PVAL2 8101H PADD3
10% PVAL3 8102H PADD4
153.1% PVAL4 8103H PADD5
22.233% PVAL5
HW: =.VA Gate Controler GDB 021 for Phase S1 GA=8
S2 GA=11
PVAL3,PVAL4,PVAL5,PVAL6 same as Gate Controler Phase R
INPUT CROSSREFERENCE:
OUTPUT CROSSREFERENCE:
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INIT-HW S03:GDB021-SInitialisation GATE CONTROL UNIT GDB021E-S
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TI/C001/S003
F01/K01
A 4 E 22
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SLAVE-I 2
0010H SSIZE 0H WAITST 0B LFILL 0B SFILL
0000H FILLV 1B READY
8006H PADD1 0000H PVAL1 8100H PADD2 0101H PVAL2 8101H PADD3
10% PVAL3 8102H PADD4
153.1% PVAL4 8103H PADD5
22.233% PVAL5
000CH GA 0200H LSIZE 01A0H SBASE 0010H SSIZE 0000H WAITST
0B LFILL 0B SFILL
0000H FILLV 1B READY
8006H PADD1 0000H PVAL1 8100H PADD2 0103H PVAL2 8101H PADD3
10% PVAL3 8102H PADD4
153.1% PVAL4 8103H PADD5
22.233% PVAL5
HW: =.VA Gate Controler GDB 021 for Phase T1 GA=9
T2 GA=12
PVAL3,PVAL4,PVAL5,PVAL6 same as Gate Controler Phase R
INPUT CROSSREFERENCE:
OUTPUT CROSSREFERENCE:
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INIT-HW S04:GDB021-TInitialisation GATE CONTROL UNIT GDB021E-T
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TI/C001/S004
F01/K01
A 4 E 23
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SLAVE-I 2
0020H SSIZE 0000H WAITST
0B LFILL 1B SFILL
0000H FILLV 1B READY
007CH PADD1 0003H PVAL1 007EH PADD2 0003H PVAL2
0006H GA 0100H LSIZE 0080H SBASE 0020H SSIZE 0000H WAITST
0B LFILL 1B SFILL
0000H FILLV 1B READY
009CH PADD1 0003H PVAL1 009EH PADD2 0003H PVAL2
HW: =.VA.. Combi(1) I/O UAC326AE
HW: =.VA.. Combi(2) I/O UAC326AE
GA : Geographic address of the device
GA of the Combi I/O-1 = 5, must correspond to the DIL switches on the device
GA of the Combi I/O-2 = 6,
-LSIZE: Long address range SIZE, Combi-I/O : 100H
-SBASE: Short address range BASE,Combi-I/O-1 : 60H
Combi-I/O-2 : 80H
-SSIZE: Short address range SIZE,Combi-I/O : 20H
-WAITst: WAIT STates, Combi-I/O : 0H
-LFILL: FALSE, do not fill long address range with default value
-SFILL: TRUE, fill short address range with dafault value
-FILLV: 0000H, default value to fill short address range with
-READY: Desables the Init-Mode
-PAAD1: Address of parameter to set synchronous/asynchronous inputs
Address = SBASE + 1C H
-PVAL1: 0001H = binary input asynchronous, analog inputs synchronous
-PAAD2: Address of parameter to set synchronous/asynchronous outputs
Address = SBASE + 1E H
-PVAL2: 0001H = binary outputs asynchronous, analog outputs synchronous
INPUT CROSSREFERENCE:
OUTPUT CROSSREFERENCE:
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INIT-HW S05:UAC326INITIALISATION OF KOMBI 1&2- UAC326AE
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TI/C001/S005
F01/K01
A 4 E 24
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
0040H SSIZE 0006H WAITST
1B LFILL 1B SFILL
0000H FILLV 1B READY
8006H PADD1
0000HParamGrp_Dubugger PVAL1
8101H PADD2
001EHParamGrp_Chagparam PVAL2
8102H PADD3
1388HParamGrp_Com-Time-Out PVAL3
8103H PADD4
0006HParamGrp_Dev-Adress PVAL4
UNIVERSAL PROCESSOR TYPE: PM A324 BE
------------------------------------
FIRMWARE: AEG MODICOM MODBUS MODIFICATION HIEE 401 118 R4
DEVICE: COUPLER UNIT<->MMI
CHANNEL PARAMETER
*****************
OFFSET: 101H
-----------------------------------------------------------
| Bit | F E D C B A 9 8 | 7 6 | 5 4 | 3 | 2 1 0 |
|-----|------------------------------------------------------
| | not used | stop |parity|bit| baudrate|
| | | bits | |per| |
| | | | |cha| |
|------------------------------------------------------------
Example | | 0 | 0 | 1 | 1 | 1 1 0 | = 01E (Hex)
-----------------------------------------------------------
^ ^ ^ ^
| | | |
| | | |
| | | |
| | | |
NUMBER OF STOP BITS:________________________| | | |
------------------- | | |
STOP BITS = 0 1 STOP BIT | | |
STOP BITS = 1 1 1/2 STOP BIT | | |
STOP BITS = 2 2 STOP BITS | | |
STOP BITS = 3 3 STOP BITS | | |
| | |
| | |
PARITY:____________________________________________| | |
------ | |
PARITY = 0 ODD PARITY | |
PARITY = 1 EVEN PARITY | |
PARITY = 2 NO PARITY | |
PARITY = 3 NO PARITY | |
| |
| |
BITS PER CHARACTER:_____________________________________| |
------------------ |
BITSPERCHAR = 0 7 BITS |
BITSPERCHAR = 1 8 BITS |
|
|
DATA TRANSFER RATE:____________________________________________|
------------------
BAUD RATE = 0 50 BAUD BAUD RATE = 4 2400 BAUD
BAUD RATE = 1 150 BAUD BAUD RATE = 5 4800 BAUD
BAUD RATE = 2 300 BAUD BAUD RATE = 6 9600 BAUD
BAUD RATE = 3 1200 BAUD BAUD RATE = 7 19200 BAUD
MODBUS TIME-OUT
***************
OFFSET: 102H
MULTIPLE OF MILLISECONDS IN HEX
5sec = 5000ms => 1388H
MODBUS SLAVE ADDRESS
********************
OFFSET: 103H
DEFAULT: 0001H
VALID VALUES: 1..247(DEC) => 1..F7(HEX)
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INIT-HW S06:PMA324
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TI/C001/S006 1
F01/K01
A 4 E 25
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INPUT CROSSREFERENCE:
ParamGrp_Chagparam Source: ?
Sink : INIT-HW\S06:PMA324
ParamGrp_Com-Time-Out Source: ?
Sink : INIT-HW\S06:PMA324
ParamGrp_Dev-Adress Source: ?
Sink : INIT-HW\S06:PMA324
ParamGrp_Dubugger Source: ?
Sink : INIT-HW\S06:PMA324
OUTPUT CROSSREFERENCE:
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INIT-HW S06:PMA324
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TI/C001/S006 2
F01/K01
A 4 E 26
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
0002H SEL
INT 0: 0.833ms (CLK 0) , SET IN CONFMANA.CFM
INT 1: 1.667ms (2 x INT0)
INPUT CROSSREFERENCE:
OUTPUT CROSSREFERENCE:
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT0 S01:INIT-INT1INIT-ROUTINE FOR INTERRUPT 1
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T0/C001/S001
F01/K01
A 4 E 27
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
OFD
S
4
OFD
MS
3
OFD
MS
2
UDA327:1_S>-SWR.1
UDA327:1_S>-TWR.2
UDA327:1_S>RA.3
UDA327:1_S>RB.4
UDA327:1_S>SA.5
UDA327:1_S>SB.6
UDA327:1_S>TA.7
UDA327:1_S>TB.8.9
UDA327:1_F>CC:U>T1.10
UDA327:1_F>CC:U>T2.11
UDA327:1_F>CC:FUSES.12.13
UDA327:1_F>DCF.14
\
.15
8MSParamGrp_OvervoltageDelay T
UDA327:1_F>CC:U>VT\
\T
UDA327:1_F>CC:U>WT\
\ 3s T
UDA327:1_F>DCF:RFOT\
INPUT CROSSREFERENCE:
ParamGrp_OvervoltageDelay Source: ?
Sink : INT1\S03:TRANSF>80 INT0\S02:TRANSF>00
UDA327-1_>00 Source: ?
Sink : INT0\S02:TRANSF>00
OUTPUT CROSSREFERENCE:
UDA327:1_F>CC:FUSES-AUX-T Source: INT0\S02:TRANSF>00
Sink : INT1\S10:FAULT-EVENT3
UDA327:1_F>CC:U>T1 Source: INT0\S02:TRANSF>00
Sink : INT1\S10:FAULT-EVENT3
UDA327:1_F>CC:U>T2 Source: INT0\S02:TRANSF>00
Sink : INT1\S10:FAULT-EVENT3
UDA327:1_F>CC:U>V Source: INT0\S02:TRANSF>00
Sink : INT1\S10:FAULT-EVENT3
UDA327:1_F>CC:U>W Source: INT0\S02:TRANSF>00
Sink : INT1\S10:FAULT-EVENT3
UDA327:1_F>DCF Source: INT0\S02:TRANSF>00
Sink : INT1\S11:FAULT-EVENT4
UDA327:1_F>DCF:RFO Source: INT0\S02:TRANSF>00
Sink : INT1\S11:FAULT-EVENT4 INT3\S08:WARN-EVENT9
UDA327:1_S>-RWR Source: INT0\S02:TRANSF>00
Sink : INT1\S20:UST-R INT1\S15:BRDGE-COMMUT
UDA327:1_S>-SWR Source: INT0\S02:TRANSF>00
Sink : INT1\S21:UST-S INT1\S15:BRDGE-COMMUT
UDA327:1_S>-TWR Source: INT0\S02:TRANSF>00
Sink : INT1\S22:UST-T INT1\S15:BRDGE-COMMUT
UDA327:1_S>RA Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I>
UDA327:1_S>RB Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I> INT0\S08:IX-COMMUTAT
UDA327:1_S>SA Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I>
UDA327:1_S>SB Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I> INT0\S08:IX-COMMUTAT
UDA327:1_S>TA Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I>
UDA327:1_S>TB Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I> INT0\S08:IX-COMMUTAT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT0 S02:TRANSF>00TRANSFER TO UDA327-1 (BI/BO) BIN.INPUT
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T0/C001/S002
F01/K01
A 4 E 28
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
LIM
%
12MULT
%
11
AVG-M10
MULT
%
9
LIM
%
8MULT
%
7
AVG-M 6
MULT
%
5
LIM
%
4MULT
%
3
AVG-M 2%
_
+ 25% K(%)
INTERN_/[ixR1]/YIK-1IK-2IK-3
X 166.66% Y
X*Y X 199% UPLIM
0% LOLIM
GDB-R1_IdXLIM>UL<LL
UAC326-1_s>+[ixS1] X 133.3% Y
INTERN_[ixS1]X*Y
+ 25% K(%)
INTERN_/[ixS1]/YIK-1IK-2IK-3
X 166.66% Y
X*Y X 199% UPLIM
0% LOLIM
GDB-S1_IdXLIM>UL<LL
UAC326-1_s>+[ixT1] X 133.3% Y
INTERN_[ixT1]X*Y
+ 25% K(%)
INTERN_/[ixT1]/YIK-1IK-2IK-3
X 166.66% Y
X*Y X 199% UPLIM
0% LOLIM
GDB-T1_IdXLIM>UL<LL
Ig = 2450A => I^g = 3465A
R,S,T s>+[ix.] : INPUT I^g = 60% => 6V = 3465A
[ix.] : OUTPUT = 80% => 8V = 3465A
INPUT CROSSREFERENCE:
UAC326-1_s>+[ixR1] Source: ?
Sink : INT0\S03:FILTER1
UAC326-1_s>+[ixS1] Source: ?
Sink : INT0\S03:FILTER1
UAC326-1_s>+[ixT1] Source: ?
Sink : INT0\S03:FILTER1
OUTPUT CROSSREFERENCE:
GDB-R1_Id Source: INT0\S03:FILTER1
Sink : ?
GDB-S1_Id Source: INT0\S03:FILTER1
Sink : ?
GDB-T1_Id Source: INT0\S03:FILTER1
Sink : ?
INTERN_/[ixR1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_/[ixS1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_/[ixT1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_[ixR1] Source: INT0\S03:FILTER1
Sink : INT1\S05:DETECT-I*T INT1\S04:DETECT-I> INT0\S03:FILTER1
INTERN_[ixS1] Source: INT0\S03:FILTER1
Sink : INT1\S05:DETECT-I*T INT1\S04:DETECT-I> INT0\S03:FILTER1
INTERN_[ixT1] Source: INT0\S03:FILTER1
Sink : INT1\S05:DETECT-I*T INT1\S04:DETECT-I> INT0\S03:FILTER1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT0 S03:FILTER1ACTUAL STATOR CURRENT ixR1;ixS1;ixT1
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T0/C001/S003
F01/K01
A 4 E 29
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
LIM
%
9MULT
%
8
MULT
%
7
LIM
%
6MULT
%
5
MULT
%
4
LIM
%
3MULT
%
%_
X 166.6% Y
X*Y X 199% UPLIM
0% LOLIM
GDB-R2_IdXLIM>UL<LL
UAC326-1_s>+[ixS2] X 133.3% Y
INTERN_[ixS2]X*Y
X 166.6% Y
X*Y X 199% UPLIM
0% LOLIM
GDB-S2_IdXLIM>UL<LL
UAC326-1_s>+[ixT2] X 133.3% Y
INTERN_[ixT2]X*Y
X 166.6% Y
X*Y X 199% UPLIM
0% LOLIM
GDB-T2_IdXLIM>UL<LL
INPUT CROSSREFERENCE:
UAC326-1_s>+[ixR2] Source: ?
Sink : INT0\S04:FILTER2
UAC326-1_s>+[ixS2] Source: ?
Sink : INT0\S04:FILTER2
UAC326-1_s>+[ixT2] Source: ?
Sink : INT0\S04:FILTER2
OUTPUT CROSSREFERENCE:
GDB-R2_Id Source: INT0\S04:FILTER2
Sink : ?
GDB-S2_Id Source: INT0\S04:FILTER2
Sink : ?
GDB-T2_Id Source: INT0\S04:FILTER2
Sink : ?
INTERN_[ixR2] Source: INT0\S04:FILTER2
Sink : INT1\S04:DETECT-I>
INTERN_[ixS2] Source: INT0\S04:FILTER2
Sink : INT1\S04:DETECT-I>
INTERN_[ixT2] Source: INT0\S04:FILTER2
Sink : INT1\S04:DETECT-I>
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT0 S04:FILTER2ACTUAL STATOR CURRENT ixR2;ixS2;ixT2
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T0/C001/S004
F01/K01
A 4 E 30
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
AVG-M 3
AVG-M 2
_IK-1IK-2IK-3
UAC326-1_s>uxMS + 25% K(%)
INTERN_/uxMS/YIK-1IK-2IK-3
UAC326-1_s>uxMT + 25% K(%)
INTERN_/uxMT/YIK-1IK-2IK-3
s>uxM. : INPUT = 80% => 8V = 5200 x 1.414/1.732
= 4245.8V (U^Mnph)
(UM = 5200 V)
INPUT CROSSREFERENCE:
UAC326-1_s>uxMR Source: ?
Sink : INT0\S05:FILTER3
UAC326-1_s>uxMS Source: ?
Sink : INT0\S05:FILTER3
UAC326-1_s>uxMT Source: ?
Sink : INT0\S05:FILTER3
OUTPUT CROSSREFERENCE:
INTERN_/uxMR/ Source: INT0\S05:FILTER3
Sink : INT2\S27:MOT-POWER INT2\S05:INTEG2
INTERN_/uxMS/ Source: INT0\S05:FILTER3
Sink : INT2\S05:INTEG2
INTERN_/uxMT/ Source: INT0\S05:FILTER3
Sink : INT2\S05:INTEG2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT0 S05:FILTER3FILTER: uxMR/uxMS/uxMT STATOR VOLTAGE
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T0/C001/S005
F01/K01
A 4 E 31
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
% 25% K(%)INTERN_[ixe]Y
IK-1IK-2IK-3
s>+[ixe] : INPUT = 100% = 10V = 1500A
OUTPUT = 80% = 8V = 1500A
INPUT CROSSREFERENCE:
UAC326-1_s>+[ixe] Source: ?
Sink : INT0\S06:FILTER4
OUTPUT CROSSREFERENCE:
INTERN_[ixe] Source: INT0\S06:FILTER4
Sink : BACKGND\S05:I-ANALOG-ADP INT1\S06:DET-UE/IE,UN
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT0 S06:FILTER4FILTER: ixe;uex EXCITATION CURRENT/VOLTAGE
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T0/C001/S006
F01/K01
A 4 E 32
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
>=1
B
32
THRUL
%
31
THRLL
%
30
MULT
%
29
MIN
%
28
MULT
%
27
PEEK26
PEEK25
PEEK24
TRCNT23
>=1
B
22
OND
MS
21
OND
MS
20
OND
MS
19
OND
MS
18
THRLL
%
17
OND
S
16
THRLL
%
15
OND
S
14
THRLL
%
13
OND
S
12
THRLL
%
11
OND
MS
10
THRLL
%
9
ABS%
8
OND
MS
7
THRLL
%
6
ABS%
5
OND
MS
4
THRLL
%
3
ABS%
2%
79.23584%p_
INTERN_/UN/X*Y
UAC326-2_s>Unet-R X
85.00366%ParamGrp_Unet-R-Lowlimit LOLIM
0.5% HYS<=LIM /
20MSParamGrp_Unet-R-supervis T
Trip UndervoltINTERN_Unet-R-U<85%T/
UAC326-2_s>Unet-S XLOLIM
0.5% HYS<=LIM /
T
Trip UndervoltINTERN_Unet-S-U<85%T/
UAC326-2_s>Unet-T XLOLIM
0.5% HYS<=LIM /
T
Trip UndervoltINTERN_Unet-T-U<85%T/
X
95.00122%ParamGrp_Unet-Low-Delay6 LOLIM
0.5% HYS<=LIM /
60SParamGrp_Unet-95%-Superv T
Trip UndervoltINTERN_Unet-R-U<95%T/
XLOLIM
0.5% HYS<=LIM /
T
Trip UndervoltINTERN_Unet-S-U<95%T/
XLOLIM
0.5% HYS<=LIM /
T
Trip UndervoltINTERN_Unet-T-U<95%T/
/
15MSParamGrp_W-Unet-Delay T
T/
/T
T/
/T
T/X
76.00098%ParamGrp_/UN/-Low-Limit LOLIM
0.5% HYS<=LIM /
TT/ INTERN_W/Unet<95%
I01
0030HParamGrp_eff-network N
CNTCNT=N I02
O01 X1 <<1
I01I02
O01 X2
<<2
I01I02
O01 X3
<<3
X
125.00000%ParamGrp_Scaling-UN Y
X*Y X4
<<4INTERN_Min-Phase-VoMIN
GDB-R1_frequency X
100.00000%ParamGrp_freq-adaption Y
X*Y X
95.00122%ParamGrp_frequency-Lo-lim LOLIM
0.5% HYS<=LIM
X
104.99878%ParamGrp_frequency-Hi-lim UPLIM
0.5% HYS>=LIM INTERN_F/23kV-frequ
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT0 S07:FILTER5FILTER: ADAPTATION:(Un NETZ)
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T0/C001/S007 1
F01/K01
A 4 E 33
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
GDB021-R_unx : INPUT = 100 % = 23kV = 10V
OUTPUT = 80 % = 23kV = 8V
unx : direct on the BUS.
INPUT CROSSREFERENCE:
GDB-R1_frequency Source: ?
Sink : INT0\S07:FILTER5
GDB-R1_unx Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_/UN/-Low-Limit Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_GDB-Urefscal-int Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_Scaling-UN Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_Unet-95%-Superv Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_Unet-Low-Delay6 Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_Unet-R-Lowlimit Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_Unet-R-supervis Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_W-Unet-Delay Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_eff-network Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_freq-adaption Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_frequency-Hi-lim Source: ?
Sink : INT0\S07:FILTER5
ParamGrp_frequency-Lo-lim Source: ?
Sink : INT0\S07:FILTER5
UAC326-2_s>Unet-R Source: ?
Sink : INT0\S07:FILTER5
UAC326-2_s>Unet-S Source: ?
Sink : INT0\S07:FILTER5
UAC326-2_s>Unet-T Source: ?
Sink : INT0\S07:FILTER5
OUTPUT CROSSREFERENCE:
INTERN_/UN/ Source: INT0\S07:FILTER5
Sink : BACKGND\S05:I-ANALOG-ADP INT1\S06:DET-UE/IE,UN INT0\S07:FILTER5
INTERN_F/23kV-frequency Source: INT0\S07:FILTER5
Sink : INT2\S03:FAULT-EVENT5
INTERN_Min-Phase-Volt Source: INT0\S07:FILTER5
Sink : INT2\S15:NX-LIMITS
INTERN_Unet-R-U<85% Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-R-U<95%-60s Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-S-U<85% Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-S-U<95%-60s Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-T-U<85% Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-T-U<95%-60s Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_W/Unet<95% Source: INT0\S07:FILTER5
Sink : INT3\S06:WARN-EVENT7 INT2\S15:NX-LIMITS
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT0 S07:FILTER5FILTER: ADAPTATION:(Un NETZ)
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T0/C001/S007 2
F01/K01
A 4 E 34
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SWI
%
3
SWI
%
2%
_o X1 INTERN_/ixR1/
UDA327:1_S>SB SELX1
INTERN_/[ixS1]/ X0o X1 INTERN_/ixS1/
UDA327:1_S>TB SELX1
INTERN_/[ixT1]/ X0o X1 INTERN_/ixT1/
S>RB,S>SB,S>TB
INPUT CROSSREFERENCE:
INTERN_/[ixR1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_/[ixS1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_/[ixT1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
UDA327:1_S>RB Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I> INT0\S08:IX-COMMUTAT
UDA327:1_S>SB Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I> INT0\S08:IX-COMMUTAT
UDA327:1_S>TB Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I> INT0\S08:IX-COMMUTAT
OUTPUT CROSSREFERENCE:
INTERN_/ixR1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
INTERN_/ixS1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
INTERN_/ixT1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT0 S08:IX-COMMUTATCURRENT ACTUAL VALUES COMMUTATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T0/C001/S008
F01/K01
A 4 E 35
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TOGFF 3
OND
MS
2 &
B
1
_
UDA327:1_C/SUB .2
UDA327:1_C/TUB .3
UDA327:3_C/MVD2-ON
UDA327:2_F>CSsum-SME o /
20MSParamGrp_DISEXCIT-pulse T
T/ CLK/R
<
Q .4 0B .5
UDA327:1_C/THYRSUP-FREI-1 .6
UDA327:1_C/THYRSUP-FREI-2 .7 0B .8 0B .9 0B .10 0B .11 0B .12 0B .13 0B .14 0B .15
UDA327-1_/10Y
HW: =.VA12
INPUT CROSSREFERENCE:
ParamGrp_DISEXCIT-pulse Source: ?
Sink : INT0\S09:TRANSF/10
UDA327:1_C/RUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT0\S09:TRANSF/10
UDA327:1_C/SUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT0\S09:TRANSF/10
UDA327:1_C/THYRSUP-FREI-1 Source: INT1\S07:SUMMARY-F/W
Sink : INT0\S09:TRANSF/10
UDA327:1_C/THYRSUP-FREI-2 Source: ?
Sink : INT0\S09:TRANSF/10
UDA327:1_C/TUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT0\S09:TRANSF/10
UDA327:1_C/WR-DDA353 Source: INT1\S07:SUMMARY-F/W
Sink : INT0\S09:TRANSF/10
UDA327:2_F>CSsum-SME Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4 INT3\S05:FAULT-EVENT6 INT0\S09:TRANSF/10
UDA327:3_C/MVD2-ON Source: INT1\S07:SUMMARY-F/W
Sink : INT2\S34:TRANSFER/30 INT0\S09:TRANSF/10
OUTPUT CROSSREFERENCE:
UDA327-1_/10 Source: INT0\S09:TRANSF/10
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT0 S09:TRANSF/10TRANSFER TO UDA327_1 (BI/BO) BIN.OUTPUT
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T0/C001/S009
F01/K01
A 4 E 36
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
0004H SEL
INT0: 0.833ms (CLK0)
INT1: 1.667ms (2xINT0)
INT2: 5.000ms (3xINT1)
INPUT CROSSREFERENCE:
OUTPUT CROSSREFERENCE:
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S01:INIT-INT2INIT-ROUTINE FOR INTERRUPT 2
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S001
F01/K01
A 4 E 37
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANB
4
RSFF 3
BSBI 2
UDA327:2_F>-LTR1B.1
UDA327:2_F>-LTS1A.2
UDA327:2_F>-LTS1B.3
UDA327:2_F>-LTT1A.4
UDA327:2_F>-LTT1B.5
UDA327:2_F>-LTR2A.6
UDA327:2_F>-LTR2B.7
UDA327:2_F>-LTS2A.8
UDA327:2_F>-LTS2B.9
UDA327:2_F>-LTT2A.10
UDA327:2_F>-LTT2B.11
UDA327:2_F>-LTEX.12
UDA327:2_F>KX-48V.13
UDA327:2_F>CSsum-SM.14
UDA327:2_F>CC:CIRC-B.15UDA327-3_>40 X
UDA327:3_F>CC:EMERG.0
UDA327:3_F>COOL-WAT.1
UDA327:3_F>Stator-T.2
UDA327:3_S>CC:THYSU.3
UDA327:3_W>CC:THYSU.4
UDA327:3_F>CC:THYSU.5
UDA327:3_F>Safety-C.6
UDA327:3_S>MVD1-OFF.7
UDA327:3_S>MVD1-FEED.8
UDA327:3_S>MVD1-AVA.9
UDA327:3_S>MVD1-FAU.10
UDA327:3_F>LCB-Exci.11
UDA327:3_S>MVD2-FEED.12
UDA327:3_S>MVD2-AVA.13.14
UDA327:3_PowerPack-D.15
SINTERN_RESET R
Q o UDA327:3_S>MVD2-FAU
Digital Inputs UDA 327 (Board 2)
INPUT CROSSREFERENCE:
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
UDA327-2_>20 Source: ?
Sink : INT1\S02:TRANSF>20/40
UDA327-3_>40 Source: ?
Sink : INT1\S02:TRANSF>20/40
OUTPUT CROSSREFERENCE:
UDA327:2_F>-LTEX Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTR1A Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTR1B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTR2A Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTR2B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTS1A Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTS1B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTS2A Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTS2B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTT1A Source: INT1\S02:TRANSF>20/40
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S02:TRANSF>20/40TRANSFER UDA327-2 BIN.IN/OUT
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S002 1
F01/K01
A 4 E 38
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
UDA327:2_F>-LTT2A Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTT2B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>CC:CIRC-BREAK Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4
UDA327:2_F>CSsum-SME Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4 INT3\S05:FAULT-EVENT6 INT0\S09:TRANSF/10
UDA327:2_F>KX-48V Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:3_F>CC:EMERG-STOP Source: INT1\S02:TRANSF>20/40
Sink : INT1\S10:FAULT-EVENT3 INT3\S18:BRAKE-HORN
UDA327:3_F>CC:THYSU-TRIP Source: INT1\S02:TRANSF>20/40
Sink : INT1\S10:FAULT-EVENT3
UDA327:3_F>COOL-WAT-LEAK Source: INT1\S02:TRANSF>20/40
Sink : INT3\S05:FAULT-EVENT6
UDA327:3_F>LCB-Exci-Trip Source: INT1\S02:TRANSF>20/40
Sink : INT3\S05:FAULT-EVENT6
UDA327:3_F>Safety-CSA-465 Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4 INT3\S05:FAULT-EVENT6
UDA327:3_F>Stator-Trans Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4
UDA327:3_PowerPack-Doors Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4
UDA327:3_S>CC:THYSU-READY Source: INT1\S02:TRANSF>20/40
Sink : INT3\S06:WARN-EVENT7
UDA327:3_S>MVD1-AVAILABLE Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S08:WARN-EVENT9
UDA327:3_S>MVD1-FAULT Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S08:FAULT-EVENT1 INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD1-FEEDBACK Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S07:SUMMARY-F/W INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD1-OFF-FEDBK Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S07:SUMMARY-F/W
UDA327:3_S>MVD2-AVAILABLE Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S08:WARN-EVENT9
UDA327:3_S>MVD2-FAULT Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S08:FAULT-EVENT1 INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD2-FEEDBACK Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S15:MVD-ON-OFF
UDA327:3_W>CC:THYSU-ALARM Source: INT1\S02:TRANSF>20/40
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S02:TRANSF>20/40TRANSFER UDA327-2 BIN.IN/OUT
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S002 2
F01/K01
A 4 E 39
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
OFD
MS
2
KOMBI-2_F>CC:U>R2.1
KOMBI-2_F>CC:FUSES-A.2.3
KOMBI-2_F>CC:FUSE-M.4
KOMBI-2_F>CC:U>S1.5
KOMBI-2_F>CC:U>S2.6
KOMBI-2_F>CC:FUSES-A.7
\
.8
.9.10.11.12.13.14.15
8MSParamGrp_OvervoltageDelay T
KOMBI-2_F>CC:U>UT\
Digital Inputs Combi I/O UAC 326 (Board 1)
Digital Inputs Combi I/O UAC 326 (Board 2)
INPUT CROSSREFERENCE:
ParamGrp_OvervoltageDelay Source: ?
Sink : INT1\S03:TRANSF>80 INT0\S02:TRANSF>00
UAC326-2_>80 Source: ?
Sink : INT1\S03:TRANSF>80
OUTPUT CROSSREFERENCE:
KOMBI-2_F>CC:FUSE-MSTAR Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:FUSES-AUX-R Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:FUSES-AUX-S Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:U>R1 Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:U>R2 Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:U>S1 Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:U>S2 Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:U>U Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S03:TRANSF>80TRANSFER UAC326-1/2 (KOMBI 1&2) BIN.INPUT
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S003
F01/K01
A 4 E 40
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
&
B
17
&
B
16
>=1
B
15
THRUL
%
14
THRUL
%
13
&
B
12
&
B
11
>=1
B
10
THRUL
%
9
THRUL
%
8
&
B
7
&
B
6
>=1
B
5
THRUL
%
4
THRUL
%
3
SWI
%
2
S 45S
p_ yINTERN_SW-Torque-LimT/
INTERN_[ixR1] X
SELX1 120.056% X0 120.056% X1 UPLIM
0.5% HYS>=LIM
INTERN_[ixR2] XUPLIM
0.5% HYS>=LIM
UDA327:1_S>RA INTERN_I>R1A
UDA327:1_S>RB INTERN_I>R1B
INTERN_[ixS1] XUPLIM
0.5% HYS>=LIM
INTERN_[ixS2] XUPLIM
0.5% HYS>=LIM
UDA327:1_S>SA INTERN_I>S1A
UDA327:1_S>SB INTERN_I>S1B
INTERN_[ixT1] XUPLIM
0.5% HYS>=LIM
INTERN_[ixT2] XUPLIM
0.5% HYS>=LIM
UDA327:1_S>TA INTERN_I>T1A
UDA327:1_S>TB INTERN_I>T1B
OVERCURRENT SETTING (Stator):
*****************************
Detection at 5200 A (according to Design Datas Turgi, 3BHS123040):
According to testing of starting with full load.
We have to increase the current limit higher than design data.
from 5200 Amp to xxxx Amp. (xxx% of nominal)
^Ig = Ig * SQRT(2)= 2450 * 1.41421 = 3465 => 80%
UP-LIMIT = (80% / 3465) * 5200 = 120.05% "Block no.2"
I>>/IN = 5200/3465 = 1.50
INPUT CROSSREFERENCE:
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
INTERN_[ixR1] Source: INT0\S03:FILTER1
Sink : INT1\S05:DETECT-I*T INT1\S04:DETECT-I> INT0\S03:FILTER1
INTERN_[ixR2] Source: INT0\S04:FILTER2
Sink : INT1\S04:DETECT-I>
INTERN_[ixS1] Source: INT0\S03:FILTER1
Sink : INT1\S05:DETECT-I*T INT1\S04:DETECT-I> INT0\S03:FILTER1
INTERN_[ixS2] Source: INT0\S04:FILTER2
Sink : INT1\S04:DETECT-I>
INTERN_[ixT1] Source: INT0\S03:FILTER1
Sink : INT1\S05:DETECT-I*T INT1\S04:DETECT-I> INT0\S03:FILTER1
INTERN_[ixT2] Source: INT0\S04:FILTER2
Sink : INT1\S04:DETECT-I>
ParamGrp_ix>-Limit-Delay Source: ?
Sink : INT1\S04:DETECT-I>
UDA327:1_S>RA Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I>
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S04:DETECT-I>STATOR OVERCURRENT DETECTION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S004 1
F01/K01
A 4 E 41
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT1\S04:DETECT-I>
UDA327:1_S>SB Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I> INT0\S08:IX-COMMUTAT
UDA327:1_S>TA Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I>
UDA327:1_S>TB Source: INT0\S02:TRANSF>00
Sink : INT1\S04:DETECT-I> INT0\S08:IX-COMMUTAT
OUTPUT CROSSREFERENCE:
INTERN_I>R1A Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>R1B Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>S1A Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>S1B Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>T1A Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>T1B Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_SW-Torque-Limit Source: INT1\S04:DETECT-I>
Sink : INT1\S04:DETECT-I> INT2\S14:START-PARS
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S04:DETECT-I>STATOR OVERCURRENT DETECTION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S004 2
F01/K01
A 4 E 42
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
OND
MS
6
OND
MS
5
MS
THRUL
%
3
THRUL
%
2%>=LIM /
2000ms TINTERN_I*t-RT/
INTERN_[ixS1] X 73.881% UPLIM
0.5% HYS>=LIM /
2000ms TINTERN_I*t-ST/
INTERN_[ixT1] X 73.881% UPLIM
0.5% HYS>=LIM /
2000ms TINTERN_I*t-TT/
THERMAL OVERLOAD OF THYRISTORS
******************************
Max. Continous DC - Current (according Design Datas Turgi 3BHS123040): 3200A peak
=> (3200/ 3465) * 80% = 73.881%
t = 10s according design datas => adjusted for 2s in the software
INPUT CROSSREFERENCE:
INTERN_[ixR1] Source: INT0\S03:FILTER1
Sink : INT1\S05:DETECT-I*T INT1\S04:DETECT-I> INT0\S03:FILTER1
INTERN_[ixS1] Source: INT0\S03:FILTER1
Sink : INT1\S05:DETECT-I*T INT1\S04:DETECT-I> INT0\S03:FILTER1
INTERN_[ixT1] Source: INT0\S03:FILTER1
Sink : INT1\S05:DETECT-I*T INT1\S04:DETECT-I> INT0\S03:FILTER1
OUTPUT CROSSREFERENCE:
INTERN_I*t-R Source: INT1\S05:DETECT-I*T
Sink : INT1\S08:FAULT-EVENT1
INTERN_I*t-S Source: INT1\S05:DETECT-I*T
Sink : INT1\S08:FAULT-EVENT1
INTERN_I*t-T Source: INT1\S05:DETECT-I*T
Sink : INT1\S08:FAULT-EVENT1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S05:DETECT-I*TSTATOR CURRENT DETECTION (i*T)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S005
F01/K01
A 4 E 43
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
>=1
B
11
OND
S
10
THRLL
%
9
THRLL
%
8
OND
MS
7
THRUL
%
6
OND
MS
5
&
B
4
OND
MS
3
THRLL
%
2
%
39.77661%p_ p
0.5% HYSINTERN_Ie>>=LIM
X 19.786% LOLIM
0.5% HYS<=LIM
INTERN_-WRe / 3500ms T
T/ / 500ms T
INTERN_Ie<T/
INTERN_/UN/ X 88% UPLIM
0.5% HYS>=LIM /
50ms T
Unet>110%INTERN_U>NETT/
X 68% LOLIM
0.1% HYS<=LIM
X 74% LOLIM
0.1% HYS<=LIM /
60SParamGrp_Unet<95%-Delay T
T/Unet<85%or<95%6sINTERN_U<NET
OVER-/UNDERCURRENT EXCITATION
*****************************
[ixe] : 80% = 8V = 1500A
Iemax : 1.10 * Ie start (Ie start = Ie st x 1.2= 565 x 1,2 = 678A) Ieg: Ie at Basic Speed( before Fieldweakening)
1.10 * 678 A = 745.8 A
=> 80% / 1500 * 745.8 = 39.776%
Iemin : 0.7 * Ien (Ien = 530A; Ie at rated Power) = 0.7 * 530 A = 371 A
=> 371/1500 * 80% = 19.786%
OVER-/UNDERVOLTAGE NETWORK
**************************
/UN/ : 80% = 23kV (calibration)
Unet> : 1.10 * /UN/ = 1.10 * 23kV = 25.3kV
=> 80% / 23kV * 25.3kV = 88 % Delay Unet> = 50ms
Unet< : 0.85 * /UN/ = 0.85 * 23kV = 19.55kV
=> 80% / 23kV * 19.55kV = 68 %
Unet>85%&<95% : 0.925 * /UN/ = 0.925 * 23kV = 21.275kV
80% / 23kV * 21.275kV = 74% Delay Unet<92.5% = 60s.
INPUT CROSSREFERENCE:
INTERN_-WRe Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S06:DET-UE/IE,UN INT3\S19:INCH-ANGLE INT3\S12:PRIOSEL-4 INT2\S06:INTEG
INTERN_/UN/ Source: INT0\S07:FILTER5
Sink : BACKGND\S05:I-ANALOG-ADP INT1\S06:DET-UE/IE,UN INT0\S07:FILTER5
INTERN_[ixe] Source: INT0\S06:FILTER4
Sink : BACKGND\S05:I-ANALOG-ADP INT1\S06:DET-UE/IE,UN
ParamGrp_Iex-Uplim-1 Source: ?
Sink : INT1\S06:DET-UE/IE,UN
ParamGrp_Unet<95%-Delay Source: ?
Sink : INT1\S06:DET-UE/IE,UN
OUTPUT CROSSREFERENCE:
INTERN_Ie< Source: INT1\S06:DET-UE/IE,UN
Sink : INT1\S08:FAULT-EVENT1
INTERN_Ie> Source: INT1\S06:DET-UE/IE,UN
Sink : INT1\S08:FAULT-EVENT1
INTERN_U<NET Source: INT1\S06:DET-UE/IE,UN
Sink : INT1\S08:FAULT-EVENT1
INTERN_U>NET Source: INT1\S06:DET-UE/IE,UN
Sink : INT1\S08:FAULT-EVENT1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S06:DET-UE/IE,UNDETECTION DE IeMAX/MIN;UN>/UN<
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S006
F01/K01
A 4 E 44
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
OND
MS
19
OND
MS
18 &
B
17
&
B
16
OND
MS
15
OND
MS
14
&
B
13
OFD
MS
12 OND
MS
11
&
B
10
FAULT-SE 9
OND
MS
8
&
B
7 TRANB
6
&
B
5
TRANB
4
>=1
B
3TRANB
2B
INTERN_SUMW-INT3-9
INTERN_SUMW-INT3-10 INTERN_&WARNING
o INTERN_s/sumA-TRIGGINTERN_SUMF-INT1-1
INTERN_SUMF-INT1-2
INTERN_SUMF-INT1-3
INTERN_SUMF-INT1-4
INTERN_SUMF-INT2-5
INTERN_SUMF-INT3-6 INTERN_&FAULT
o INTERN_S/sumF-TRIGG
oINTERN_-WRc-CONTROL INTERN_-WR
o UDA327:1_C/WR-DDA35o
INTERN_-WRe-CONTROL INTERN_-WRe
/ 100ms T
INTERN_DCF-WReT/
INTERN_FMO-INT1-1 I01
FFFFHParamGrp_SE-Fault-INT1-1 I02
INTERN_FMO-INT1-2 I03
3FFFHParamGrp_SE-Fault-INT1-2 I04
INTERN_FMO-INT1-3 I05
FFFFHParamGrp_SE-Fault-INT1-3 I06
INTERN_FMO-INT1-4 I07
3371HParamGrp_SE-Fault-INT1-4 I08
INTERN_FMO-INT2-5 I09
3E00HParamGrp_SE-Fault-INT2-5 I10
INTERN_FMO-INT3-6 I11
F180HParamGrp_SE-Fault-INT3-6 I12
INTERN_MVD1-OFFO01
o
CB-StatorINTERN_MVD1-ON /
100ms TT/ \
50ms TUDA327:3_C/MVD1-ONT\
UDA327:3_S>MVD1-FEEDBACK UDA327:1_C/THYRSUP-
o / 50ms T
UDA327:3_C/MVD1-OFFT/
/
1500MSParamGrp_off-status-dly T
T/
UDA327:3_S>MVD1-OFF-FEDBK o INTERN_F/MVD1-OFF-FB
o
CB-RotorINTERN_MVD2-ON /
100ms TUDA327:3_C/MVD2-ONT/
o /
100MSParamGrp_MVD2-OFF-Delay T
UDA327:3_C/MVD2-OFFT/
INPUT CROSSREFERENCE:
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
INTERN_-WRe-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S07:SUMMARY-F/W INT3\S08:WARN-EVENT9 INT3\S11:PRIOSEL-3 INT3\S05:FAULT-EVENT6 INT3\S16:START/STOP INT3\S17:MILL-O
INT3\S12:PRIOSEL-4
INTERN_FMO-INT1-1 Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT1-2 Source: INT1\S09:FAULT-EVENT2
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT1-3 Source: INT1\S10:FAULT-EVENT3
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT1-4 Source: INT1\S11:FAULT-EVENT4
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT2-5 Source: INT2\S03:FAULT-EVENT5
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-6 Source: INT3\S05:FAULT-EVENT6
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S07:SUMMARY-F/WWR-RELEASE/MVD-ON-COMMAND; &FAULT/WARNING
Johannes Gonser
ATBDE / J.Gonser
07-06-01
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S007 1
F01/K01
A 4 E 45
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT1\S07:SUMMARY-F/W INT3\S15:MVD-ON-OFF
INTERN_SUMF-INT1-1 Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S07:SUMMARY-F/W
INTERN_SUMF-INT1-2 Source: INT1\S09:FAULT-EVENT2
Sink : INT1\S07:SUMMARY-F/W
INTERN_SUMF-INT1-3 Source: INT1\S10:FAULT-EVENT3
Sink : INT1\S07:SUMMARY-F/W
INTERN_SUMF-INT1-4 Source: INT1\S11:FAULT-EVENT4
Sink : INT1\S07:SUMMARY-F/W
INTERN_SUMF-INT2-5 Source: INT2\S03:FAULT-EVENT5
Sink : INT1\S07:SUMMARY-F/W
INTERN_SUMF-INT3-6 Source: INT3\S05:FAULT-EVENT6
Sink : INT1\S07:SUMMARY-F/W
INTERN_SUMW-INT3-10 Source: INT3\S09:WARN-EVENT10
Sink : INT1\S07:SUMMARY-F/W
INTERN_SUMW-INT3-7 Source: INT3\S06:WARN-EVENT7
Sink : INT1\S07:SUMMARY-F/W
INTERN_SUMW-INT3-8 Source: INT3\S07:WARN-EVENT8
Sink : INT1\S07:SUMMARY-F/W
INTERN_SUMW-INT3-9 Source: INT3\S08:WARN-EVENT9
Sink : INT1\S07:SUMMARY-F/W
ParamGrp_MVD2-OFF-Delay Source: ?
Sink : INT1\S07:SUMMARY-F/W
ParamGrp_SE-Fault-INT1-1 Source: ?
Sink : INT1\S07:SUMMARY-F/W
ParamGrp_SE-Fault-INT1-2 Source: ?
Sink : INT1\S07:SUMMARY-F/W
ParamGrp_SE-Fault-INT1-3 Source: ?
Sink : INT1\S07:SUMMARY-F/W
ParamGrp_SE-Fault-INT1-4 Source: ?
Sink : INT1\S07:SUMMARY-F/W
ParamGrp_SE-Fault-INT2-5 Source: ?
Sink : INT1\S07:SUMMARY-F/W
ParamGrp_SE-Fault-INT3-6 Source: ?
Sink : INT1\S07:SUMMARY-F/W
ParamGrp_off-status-dly Source: ?
Sink : INT1\S07:SUMMARY-F/W
UDA327:3_S>MVD1-FEEDBACK Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S07:SUMMARY-F/W INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD1-OFF-FEDBK Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S07:SUMMARY-F/W
OUTPUT CROSSREFERENCE:
INTERN_&FAULT Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S07:SUMMARY-F/W INT3\S17:MILL-ON,WR
INTERN_&WARNING Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S07:SUMMARY-F/W INT3\S17:MILL-ON,WR
INTERN_-WR Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70 INT1\S15:BRDGE-COMMUT INT1\S07:SUMMARY-F/W INT3\S24:NW-REM-AD,PM INT2\S18:CONTROL-N INT2\S17:NW2
INT2\S16:NW1
INTERN_-WRe Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S06:DET-UE/IE,UN INT3\S19:INCH-ANGLE INT3\S12:PRIOSEL-4 INT2\S06:INTEG
INTERN_DCF-WRe Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70
INTERN_F/MVD1-OFF-FBK Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S08:FAULT-EVENT1
INTERN_MVD1-OFF Source: INT1\S07:SUMMARY-F/W
Sink : INT3\S15:MVD-ON-OFF INT1\S07:SUMMARY-F/W
INTERN_S/sumF-TRIGGER Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70
INTERN_s/sumA-TRIGGER Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70
UDA327:1_C/THYRSUP-FREI-1 Source: INT1\S07:SUMMARY-F/W
Sink : INT0\S09:TRANSF/10
UDA327:1_C/WR-DDA353 Source: INT1\S07:SUMMARY-F/W
Sink : INT0\S09:TRANSF/10
UDA327:3_C/MVD1-OFF Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S07:SUMMARY-F/W INT2\S34:TRANSFER/30
UDA327:3_C/MVD1-ON Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S07:SUMMARY-F/W INT2\S34:TRANSFER/30
UDA327:3_C/MVD2-OFF Source: INT1\S07:SUMMARY-F/W
Sink : INT2\S34:TRANSFER/30
UDA327:3_C/MVD2-ON Source: INT1\S07:SUMMARY-F/W
Sink : INT2\S34:TRANSFER/30 INT0\S09:TRANSF/10
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S07:SUMMARY-F/WWR-RELEASE/MVD-ON-COMMAND; &FAULT/WARNING
Johannes Gonser
ATBDE / J.Gonser
07-06-01
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S007 2
F01/K01
A 4 E 46
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS 4
>=1
B
3
>=1
B
2
>=1
B
1INTERN_RESET AF
AFFTRIP_SFF-2-FAST
TRIP_SFF-3-FAST
TRIP_SFF-4-FAST
TRIP_SFF-5-SLOW
TRIP_SFF-6-SLOW
ALARM_SFF-7-SLOW
ALARM_SFF-8-SLOW
ALARM_SFF-9-SLOW
ALARM_SFF-10-SLOWSFFI
INTERN_I>R1A .0
INTERN_I>R1B .1
INTERN_I>S1A .2
INTERN_I>S1B .3
INTERN_I>T1A .4
INTERN_I>T1B .5
INTERN_I*t-R .6
INTERN_I*t-S .7
INTERN_I*t-T .8
INTERN_Ie> .9
INTERN_Ie< .10
Unet>110%INTERN_U>NET .11
Unet<85%or<95%6sINTERN_U<NET
Trip UndervoltINTERN_Unet-R-U<85%
Trip UndervoltINTERN_Unet-S-U<85%
Trip UndervoltINTERN_Unet-T-U<85%
Trip UndervoltINTERN_Unet-R-U<95%-60s
Trip UndervoltINTERN_Unet-S-U<95%-60s
Trip UndervoltINTERN_Unet-T-U<95%-60s .12
INTERN_F/MVD-FEEDBACK
INTERN_F/MVD1-OFF-FBK .13
UDA327:3_S>MVD1-FAULT o .14
UDA327:3_S>MVD2-FAULT o .15Y FM
TRIP_SFF-1-FAST
<
SFF
INTERN_SUMF-INT1-1SF
TRIP_FFO-1-FASTFFOFLO
INTERN_FMO-INT1-1FMO
Fault Handling:
Bit:0 Code:01 "F: Overcurrent detection bridge RA"
Bit:1 Code:02 "F: Overcurrent detection bridge RB"
Bit:2 Code:03 "F: Overcurrent detection bridge SA"
Bit:3 Code:04 "F: Overcurrent detection bridge SB"
Bit:4 Code:05 "F: Overcurrent detection bridge TA"
Bit:5 Code:06 "F: Overcurrent detection bridge TB"
Bit:6 Code:07 "F: Thermal Overload (I*t) Phase R"
Bit:7 Code:08 "F: Thermal Overload (I*t) Phase S"
Bit:8 Code:09 "F: Thermal Overload (I*t) Phase T"
Bit:9 Code:10 "F: Excitation Overcurrent"
Bit:10 Code:11 "F: Excitation Undercurrent"
Bit:11 Code:12 "F: 23kV Network Overvoltage"
Bit:12 Code:13 "F: 23kV Network Undervoltage"
Bit:13 Code:14 "F: 23kV Breaker Feedback Missing"
Bit:14 Code:15 "F: 23kV Circuit Breaker Trip"
Bit:15 Code:16 "F: 23kV Circuit Breaker Trip (Rotor)"
Note: Antamina Project has no MVD2-Fault signal from the rotor HV-Breaker.
INPUT CROSSREFERENCE:
ALARM_SFF-10-SLOW Source: INT3\S09:WARN-EVENT10
Sink : INT1\S08:FAULT-EVENT1
ALARM_SFF-7-SLOW Source: INT3\S06:WARN-EVENT7
Sink : INT1\S08:FAULT-EVENT1 INT3\S07:WARN-EVENT8
ALARM_SFF-8-SLOW Source: INT3\S07:WARN-EVENT8
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S08:FAULT-EVENT1FAULT HANDLING (I>, U>, U<, I*t)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S008 1
F01/K01
A 4 E 47
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_F/MVD-FEEDBACK Source: INT3\S15:MVD-ON-OFF
Sink : INT1\S08:FAULT-EVENT1
INTERN_F/MVD1-OFF-FBK Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S08:FAULT-EVENT1
INTERN_I*t-R Source: INT1\S05:DETECT-I*T
Sink : INT1\S08:FAULT-EVENT1
INTERN_I*t-S Source: INT1\S05:DETECT-I*T
Sink : INT1\S08:FAULT-EVENT1
INTERN_I*t-T Source: INT1\S05:DETECT-I*T
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>R1A Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>R1B Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>S1A Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>S1B Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>T1A Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_I>T1B Source: INT1\S04:DETECT-I>
Sink : INT1\S08:FAULT-EVENT1
INTERN_Ie< Source: INT1\S06:DET-UE/IE,UN
Sink : INT1\S08:FAULT-EVENT1
INTERN_Ie> Source: INT1\S06:DET-UE/IE,UN
Sink : INT1\S08:FAULT-EVENT1
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_U<NET Source: INT1\S06:DET-UE/IE,UN
Sink : INT1\S08:FAULT-EVENT1
INTERN_U>NET Source: INT1\S06:DET-UE/IE,UN
Sink : INT1\S08:FAULT-EVENT1
INTERN_Unet-R-U<85% Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-R-U<95%-60s Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-S-U<85% Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-S-U<95%-60s Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-T-U<85% Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-T-U<95%-60s Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
TRIP_SFF-2-FAST Source: INT1\S09:FAULT-EVENT2
Sink : INT1\S10:FAULT-EVENT3 INT1\S08:FAULT-EVENT1
TRIP_SFF-3-FAST Source: INT1\S10:FAULT-EVENT3
Sink : INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1
TRIP_SFF-4-FAST Source: INT1\S11:FAULT-EVENT4
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
TRIP_SFF-5-SLOW Source: INT2\S03:FAULT-EVENT5
Sink : INT1\S08:FAULT-EVENT1 INT3\S05:FAULT-EVENT6
TRIP_SFF-6-SLOW Source: INT3\S05:FAULT-EVENT6
Sink : INT1\S08:FAULT-EVENT1 INT3\S06:WARN-EVENT7
UDA327:3_S>MVD1-FAULT Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S08:FAULT-EVENT1 INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD2-FAULT Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S08:FAULT-EVENT1 INT3\S15:MVD-ON-OFF
OUTPUT CROSSREFERENCE:
INTERN_FMO-INT1-1 Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_SUMF-INT1-1 Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S07:SUMMARY-F/W
TRIP_FF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT3\S23:FIRST-T/W
TRIP_SFF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S08:FAULT-EVENT1FAULT HANDLING (I>, U>, U<, I*t)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S008 2
F01/K01
A 4 E 48
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
EVTBS 4
BIBS 3
B
ArcN Node 1HINTERN_StatusNodes-110H.1 o
ArcN Node 5HINTERN_StatusNodes-110H.5 o
ArcN Node 6HINTERN_StatusNodes-110H.6 o
ArcN Node 30HINTERN_StatusNodes-113H.0 o INTERN_Arcnet-Fault
INIT_*INIT REL 1B BL 0B LT
INTERN_RESET AFAFF
TRIP_SFF-1-FAST SFFI
UDA327:2_F>-LTR1A o .0
UDA327:2_F>-LTR1B o .1
UDA327:2_F>-LTR2A o .2
UDA327:2_F>-LTR2B o .3
UDA327:2_F>-LTS1A o .4
UDA327:2_F>-LTS1B o .5
UDA327:2_F>-LTS2A o .6
UDA327:2_F>-LTS2B o .7
UDA327:2_F>-LTT1A o .8
UDA327:2_F>-LTT1B o .9
UDA327:2_F>-LTT2A o .10
UDA327:2_F>-LTT2B o .11
UDA327:2_F>-LTEX o .12
UDA327:2_F>KX-48V o .13.14
INTERN_Status-PMA324.2 .15Y FM
HORNTRIP_FF-2-FASTFF
TRIP_SFF-2-FASTSFF
INTERN_SUMF-INT1-2SF
TRIP_FFO-2-FASTFFOFLO
INTERN_FMO-INT1-2FMO
Fault Handling:
Bit0 Code:17 "F: Pulse Amplifier-R1A (LT8978) +21"
Bit1 Code:18 "F: Pulse Amplifier-R1B (LT8978) +25"
Bit2 Code:19 "F: Pulse Amplifier-R2A (LT8978) +45"
Bit3 Code:20 "F: Pulse Amplifier-R2B (LT8978) +49"
Bit4 Code:21 "F: Pulse Amplifier-S1A (LT8978) +29"
Bit5 Code:22 "F: Pulse Amplifier-S1B (LT8978) +33"
Bit6 Code:23 "F: Pulse Amplifier-S2A (LT8978) +53"
Bit7 Code:24 "F: Pulse Amplifier-S2B (LT8978) +57"
Bit8 Code:25 "F: Pulse Amplifier-T1A (LT8978) +37"
Bit9 Code:26 "F: Pulse Amplifier-T1B (LT8978) +41"
Bit10 Code:27 "F: Pulse Amplifier-T2A (LT8978) +61"
Bit11 Code:28 "F: Pulse Amplifier-T2B (LT8978) +65"
Bit12 Code:29 "F: Pulse Amplifier Disexcitation (LT8978) +69"
Bit13 Code:30 "F: Power Supply 48 Vdc"
Bit14 Code:31 "F: Arcnet Communication Error"
Bit15 Code:32 "F: Error AB-Coupler PMA324 (+F02)"
INPUT CROSSREFERENCE:
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_Status-PMA324.2 Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
INTERN_Status-PSR.2 Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
INTERN_Status-PSR.5 Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
INTERN_StatusNodes-110H.1 Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
INTERN_StatusNodes-110H.5 Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
INTERN_StatusNodes-110H.6 Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
INTERN_StatusNodes-113H.0 Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
TRIP_SFF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
UDA327:2_F>-LTEX Source: INT1\S02:TRANSF>20/40
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S09:FAULT-EVENT2FAULT HANDLING (Print boards)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S009 1
F01/K01
A 4 E 49
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
UDA327:2_F>-LTR1B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTR2A Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTR2B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTS1A Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTS1B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTS2A Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTS2B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTT1A Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTT1B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTT2A Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>-LTT2B Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
UDA327:2_F>KX-48V Source: INT1\S02:TRANSF>20/40
Sink : INT1\S09:FAULT-EVENT2
OUTPUT CROSSREFERENCE:
INTERN_Arcnet-Fault Source: INT1\S09:FAULT-EVENT2
Sink : INT1\S09:FAULT-EVENT2 INT3\S16:START/STOP
INTERN_FMO-INT1-2 Source: INT1\S09:FAULT-EVENT2
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_SUMF-INT1-2 Source: INT1\S09:FAULT-EVENT2
Sink : INT1\S07:SUMMARY-F/W
TRIP_FF-2-FAST Source: INT1\S09:FAULT-EVENT2
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-2-FAST Source: INT1\S09:FAULT-EVENT2
Sink : INT3\S23:FIRST-T/W
TRIP_SFF-2-FAST Source: INT1\S09:FAULT-EVENT2
Sink : INT1\S10:FAULT-EVENT3 INT1\S08:FAULT-EVENT1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S09:FAULT-EVENT2FAULT HANDLING (Print boards)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S009 2
F01/K01
A 4 E 50
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS 2
>=1
B
1INTERN_RESET AF
AFFTRIP_SFF-2-FAST
TRIP_SFF-1-FAST SFFI
KOMBI-2_F>CC:U>R1 o .0
KOMBI-2_F>CC:U>R2 o .1
KOMBI-2_F>CC:FUSES-AUX-R o .2
KOMBI-2_F>CC:U>U o .3
KOMBI-2_F>CC:FUSE-MSTAR o .4
KOMBI-2_F>CC:U>S1 o .5
KOMBI-2_F>CC:U>S2 o .6
KOMBI-2_F>CC:FUSES-AUX-S o .7
UDA327:1_F>CC:U>V o .8
UDA327:1_F>CC:U>T1 o .9
UDA327:1_F>CC:U>T2 o .10
UDA327:1_F>CC:FUSES-AUX-T o .11
UDA327:1_F>CC:U>W o .12
INTERN_F/MVD2-FEEDBACK .13
UDA327:3_F>CC:THYSU-TRIP o .14
UDA327:3_F>CC:EMERG-STOP o .15Y FM
TRIP_SFF-3-FASTSFF
INTERN_SUMF-INT1-3SF
TRIP_FFO-3-FASTFFOFLO
INTERN_FMO-INT1-3FMO
Fault Handling:
Bit:0 Code:33 "F: Network Overvoltage Arresters R1"
Bit:1 Code:34 "F: Network Overvoltage Arresters R2"
Bit:2 Code:35 "F: Cycloconverter Auxiliary Fuses R"
Bit:3 Code:36 "F: Motor Overvoltage Arrester Phase R"
Bit:4 Code:37 "F: Motor Star Point Fuse"
Bit:5 Code:38 "F: Network Overvoltage Arresters S1"
Bit:6 Code:39 "F: Network Overvoltage Arresters S2"
Bit:7 Code:40 "F: Cycloconverter Auxiliary Fuses S"
Bit:8 Code:41 "F: Motor Overvoltage Arrester Phase S"
Bit:9 Code:42 "F: Network Overvoltage Arresters T1"
Bit:10 Code:43 "F: Network Overvoltage Arresters T2"
Bit:11 Code:44 "F: Cycloconverter Auxiliary Fuses T"
Bit:12 Code:45 "F: Motor Overvoltage Arrester Phase T"
Bit:13 Code:46 "F: Rotor Feeder Feedback missing"
Bit:14 Code:47 "F: Thyristor Supervision Trip (Tier 8)"
Bit:15 Code:48 "F: Emergency Stop button pressed"
INPUT CROSSREFERENCE:
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_F/MVD2-FEEDBACK Source: INT3\S15:MVD-ON-OFF
Sink : INT1\S10:FAULT-EVENT3
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
KOMBI-2_F>CC:FUSE-MSTAR Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:FUSES-AUX-R Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:FUSES-AUX-S Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:U>R1 Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:U>R2 Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:U>S1 Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:U>S2 Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
KOMBI-2_F>CC:U>U Source: INT1\S03:TRANSF>80
Sink : INT1\S10:FAULT-EVENT3
TRIP_SFF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
TRIP_SFF-2-FAST Source: INT1\S09:FAULT-EVENT2
Sink : INT1\S10:FAULT-EVENT3 INT1\S08:FAULT-EVENT1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S10:FAULT-EVENT3FAULT HANDLING (FUSES, ARRESTERS)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S010 1
F01/K01
A 4 E 51
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT1\S10:FAULT-EVENT3
UDA327:1_F>CC:U>T2 Source: INT0\S02:TRANSF>00
Sink : INT1\S10:FAULT-EVENT3
UDA327:1_F>CC:U>V Source: INT0\S02:TRANSF>00
Sink : INT1\S10:FAULT-EVENT3
UDA327:1_F>CC:U>W Source: INT0\S02:TRANSF>00
Sink : INT1\S10:FAULT-EVENT3
UDA327:3_F>CC:EMERG-STOP Source: INT1\S02:TRANSF>20/40
Sink : INT1\S10:FAULT-EVENT3 INT3\S18:BRAKE-HORN
UDA327:3_F>CC:THYSU-TRIP Source: INT1\S02:TRANSF>20/40
Sink : INT1\S10:FAULT-EVENT3
OUTPUT CROSSREFERENCE:
INTERN_FMO-INT1-3 Source: INT1\S10:FAULT-EVENT3
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_SUMF-INT1-3 Source: INT1\S10:FAULT-EVENT3
Sink : INT1\S07:SUMMARY-F/W
TRIP_FF-3-FAST Source: INT1\S10:FAULT-EVENT3
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-3-FAST Source: INT1\S10:FAULT-EVENT3
Sink : INT3\S23:FIRST-T/W
TRIP_SFF-3-FAST Source: INT1\S10:FAULT-EVENT3
Sink : INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S10:FAULT-EVENT3FAULT HANDLING (FUSES, ARRESTERS)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S010 2
F01/K01
A 4 E 52
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS11
>=1
B
10
THRUL
%
9
&
B
8
THRLL
%
7
OND
S
6
>=1
B
5 &
B
4
OND
MS
3
&
B
2
>=1
B
1INTERN_RESET AF
AFFTRIP_SFF-3-FAST
TRIP_SFF-1-FAST SFFI
UDA327:3_F>Safety-CSA-465
UDA327:2_F>CSsum-SME o .0
UDA327:2_F>CC:CIRC-BREAK o .1
KOMBI-1_F>EXCIT-TH-RELAY o .2
KOMBI-1_F>ANGLESHIFT o .3
KOMBI-1_F>DDA-SME o .4
KOMBI-1_F>EARTH-F-STATOR o .5
KOMBI-1_F>U>EXCITATION o .6 0B .7
UDA327:3_PowerPack-Doors o .8
INTERN_-WRe / 1000ms T
T/
UDA327:1_F>DCF:RFO o
UDA327:1_F>DCF o .9
INTERN_-WRc-CONTROL /
3SParamGrp_Full-Supervision T
T/
80% = 9.043 rpmINTERN_[nx] X
0.15 rpm 1.32446%ParamGrp_Mill-Stopping LOLIM
0.5% HYS<=LIM
INTERN_STOP o .10
XINTERN_overspeed-trip UPLIM
0.5% HYS>=LIM .11
MODBUS-O_F>Stator-Transf
UDA327:3_F>Stator-Trans .12
MODBUS-O_F>Rotor-Transf .13
INTERN_CORRECT-FLUX< .14
INTERN_CORRECT-FLUX> .15Y FM
TRIP_SFF-4-FASTSFF
INTERN_SUMF-INT1-4SF
TRIP_FFO-4-FASTFFOFLO
INTERN_FMO-INT1-4FMO
Fault Handling:
Bit:0 Code:49 "F: Hardware Overcurrent I>>, CSA463"
Bit:1 Code:50 "F: Circuit Breakers Control Part"
Bit:2 Code:51 "F: Thermal overload excitation"
Bit:3 Code:52 "F: Angle shifter (FM 9925) +A13"
Bit:4 Code:53 "F: Bridge commutation logic (DDA353) +A17"
Bit:5 Code:54 "F: Earth fault stator"
Bit:6 Code:55 "F: Overvoltage arrester excitation"
Bit:7 Code:56 "no message stored"
Bit:8 Code:57 "F: Power Pack Doors Switch Opened"
Bit:9 Code:58 "F: Excitation converter DCF600"
Bit:10 Code:59 "F: Mill blocked"
Bit:11 Code:60 "F: Mill motor over speed"
Bit:12 Code:61 "F: Stator transformer fault"
Bit:13 Code:62 "F: Excitation transformer fault"
Bit:14 Code:63 "F: Converter voltage trapez limit <"
Bit:15 Code:64 "F: Converter voltage trapez limit >"
INPUT CROSSREFERENCE:
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
INTERN_-WRe Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S06:DET-UE/IE,UN INT3\S19:INCH-ANGLE INT3\S12:PRIOSEL-4 INT2\S06:INTEG
INTERN_CORRECT-FLUX< Source: INT1\S24:TRAPEZ
Sink : INT1\S11:FAULT-EVENT4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S11:FAULT-EVENT4FAULT HANDLING (GENEREL)
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S011 1
F01/K01
A 4 E 53
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_STOP Source: INT3\S16:START/STOP
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S17:MILL-ON,WR INT2\S19:ROCK-STOP INT2\S16:NW1
INTERN_[nx] Source: INT2\S13:NX
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4 INT2\S15:NX-LIMITS INT2\S26:EXCITAT-4 INT2\S13:NX INT2\
INT2\S04:INTEG1
INTERN_overspeed-trip Source: INT2\S14:START-PARS
Sink : INT1\S11:FAULT-EVENT4
KOMBI-1_F>ANGLESHIFT Source: INT2\S02:TRANSF>60
Sink : INT1\S11:FAULT-EVENT4
KOMBI-1_F>DDA-SME Source: INT2\S02:TRANSF>60
Sink : INT1\S11:FAULT-EVENT4
KOMBI-1_F>EARTH-F-STATOR Source: INT2\S02:TRANSF>60
Sink : INT1\S11:FAULT-EVENT4
KOMBI-1_F>EXCIT-TH-RELAY Source: INT2\S02:TRANSF>60
Sink : INT1\S11:FAULT-EVENT4
KOMBI-1_F>U>EXCITATION Source: INT2\S02:TRANSF>60
Sink : INT1\S11:FAULT-EVENT4
MODBUS-O_F>Rotor-Transf Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT1\S11:FAULT-EVENT4
MODBUS-O_F>Stator-Transf Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT1\S11:FAULT-EVENT4
ParamGrp_Full-Supervision Source: ?
Sink : INT1\S11:FAULT-EVENT4
ParamGrp_Mill-Stopping Source: ?
Sink : INT1\S11:FAULT-EVENT4
TRIP_SFF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
TRIP_SFF-3-FAST Source: INT1\S10:FAULT-EVENT3
Sink : INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1
UDA327:1_F>DCF Source: INT0\S02:TRANSF>00
Sink : INT1\S11:FAULT-EVENT4
UDA327:1_F>DCF:RFO Source: INT0\S02:TRANSF>00
Sink : INT1\S11:FAULT-EVENT4 INT3\S08:WARN-EVENT9
UDA327:2_F>CC:CIRC-BREAK Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4
UDA327:2_F>CSsum-SME Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4 INT3\S05:FAULT-EVENT6 INT0\S09:TRANSF/10
UDA327:3_F>Safety-CSA-465 Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4 INT3\S05:FAULT-EVENT6
UDA327:3_F>Stator-Trans Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4
UDA327:3_PowerPack-Doors Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4
OUTPUT CROSSREFERENCE:
INTERN_FMO-INT1-4 Source: INT1\S11:FAULT-EVENT4
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_SUMF-INT1-4 Source: INT1\S11:FAULT-EVENT4
Sink : INT1\S07:SUMMARY-F/W
TRIP_FF-4-FAST Source: INT1\S11:FAULT-EVENT4
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-4-FAST Source: INT1\S11:FAULT-EVENT4
Sink : INT3\S23:FIRST-T/W
TRIP_SFF-4-FAST Source: INT1\S11:FAULT-EVENT4
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S11:FAULT-EVENT4FAULT HANDLING (GENEREL)
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S011 2
F01/K01
A 4 E 54
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
ADD
%
21
MULT
%
20
MULT
%
19
ADD
%
18
MULT
%
17
MULT
%
16
SQRT%
15 ADD
%
14MULT
%
13
%SIN11
ADD
%
10
SWI
%
9
FCTL
%
8
INT-I 7 ADD
%
6
SWI
%
5
SWI
%
4 SWI
%
3
MULT
%
2
%
INTERN_REVERSE SELX1
54.99878%ParamGrp_PHASSHIFT:dt1 X0
25.00610%ParamGrp_PHASSHIFT:dt1-re X1 X
80% = 9.043 rpmINTERN_nx Y
X*Y +1
INTERN_REL-ZPR SELX1 0% X0
SELX1 -14.1% X0SELX1
-43.6% X0 43.6% X1 X1 X1 +1
o +2 + 0% IC 0B SIC
1.67236%ParamGrp_delta-phi-integr T0/TI
100% UPLIM -100% LOLIM
<
+ +2
SELX1 0% X0
X 0% X1 0% Y1 8% X2
12.68% Y2 16% X3
24.96% Y3 24% X4
36.52% Y4Y X1 +3 X0
X1 XY
X*Y o +1 100% +2 X
INTERN_cos-e1 YX*Y +1
XINTERN_sin-e1 Y
X*Y o +2INTERN_cos{e1+DELTph
XY
X*Y +1
XY
X*Y +2INTERN_sin{e1+DELTph
PHASESHIFTING
*************
delta T1 [s] = 0.004167 (12-pulsig und 50 Hz)
(Summe der kleinen Zeitkonstanten)
p = 12
fnetz = 50 Hz
pi = 3.14
fg = 5.727 Hz
delta T1[%] = 250 x pi x fg x delta T1[s]= 18.743 %
Angle correction of the bandpass filter (delta phi = -25 )������������������������������������������������������������° � (-25 /180) x pi = -43.61%��������������������° ��������������������
Integrator to switch from 0 to 25 in about 100ms�������������������������������° ������° ��������������� T0/Tn = 1.667ms/100ms x 100% = 1.67%
INPUT CROSSREFERENCE:
INTERN_REL-ZPR Source: INT2\S04:INTEG1
Sink : INT1\S12:PHASE-SHIFT1 INT2\S23:EXCITAT-1 INT2\S13:NX INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
INTERN_cos-e1 Source: INT2\S10:INTEG7
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
INTERN_nx Source: INT2\S13:NX
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIF
INT2\S20:ANTIVOLT INT2\S18:CONTROL-N
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S12:PHASE-SHIFT1CREATION OF cos/sin{e1+DELTphi1}
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S012 1
F01/K01
A 4 E 55
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
ParamGrp_PHASSHIFT:dt1-re Source: ?
Sink : INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
ParamGrp_delta-phi-integr Source: ?
Sink : INT1\S12:PHASE-SHIFT1
OUTPUT CROSSREFERENCE:
INTERN_cos{e1+DELTphi1} Source: INT1\S12:PHASE-SHIFT1
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT2\S22:COSPHI2
INTERN_sin{e1+DELTphi1} Source: INT1\S12:PHASE-SHIFT1
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT2\S22:COSPHI2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S12:PHASE-SHIFT1CREATION OF cos/sin{e1+DELTphi1}
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S012 2
F01/K01
A 4 E 56
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
ADD
%
22
MULT
%
21
MULT
%
20
ADD
%
19
MULT
%
18
MULT
%
17
SQRT%
16 ADD
%
15MULT
%
14MULT
%
13
SWI
%
12
SWI
%
11 ADD
%
10
MULT
%
9
MULT
%
8
ADD
%
7
MULT
%
6
MULT
%
5
SQRT%
4 ADD
%
3
%
%80% = 9.043 rpm
_X*Y X
YX*Y o +1 100% +2 X
INTERN_cos{e1+DELTphi1} YX*Y +1
XINTERN_sin{e1+DELTphi1} Y
X*Y o +2 INTERN_cos{e1+D-phi
XY
X*Y +1
XY
X*Y +2 INTERN_sin{e1+D-phi
INTERN_SW-Change-over-1 SELX1
INTERN_REVERSE SELX1
54.99878%ParamGrp_PHASSHIFT:dt1 X0
25.00610%ParamGrp_PHASSHIFT:dt1-re X1 X0
11.70044%ParamGrp_delta-T3 X1 X
YX*Y X
YX*Y o +1 100% +2 X
INTERN_cos-e1 YX*Y +1
XINTERN_sin-e1 Y
X*Y o +2 INTERN_cos{e1+DELTph
XY
X*Y +1
XY
X*Y +2 INTERN_sin{e1+DELTph
PHASESHIFTING
*************
delta T2 [s]= 0.00142 (12-pulsig und 50 Hz)
fg = 5.727 Hz
p = 12
pi= 3.14
delta T2[%] = 250 x pi x fg x delta T2[s] = 6.387 %
INPUT CROSSREFERENCE:
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
INTERN_cos-e1 Source: INT2\S10:INTEG7
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
INTERN_cos{e1+DELTphi1} Source: INT1\S12:PHASE-SHIFT1
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT2\S22:COSPHI2
INTERN_nx Source: INT2\S13:NX
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIF
INT2\S20:ANTIVOLT INT2\S18:CONTROL-N
INTERN_sin-e1 Source: INT2\S10:INTEG7
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
INTERN_sin{e1+DELTphi1} Source: INT1\S12:PHASE-SHIFT1
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT2\S22:COSPHI2
ParamGrp_PHASSHIFT:dt1 Source: ?
Sink : INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
ParamGrp_PHASSHIFT:dt1-re Source: ?
Sink : INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
ParamGrp_delta-T2 Source: ?
Sink : INT1\S13:PHASE-SHIFT2
ParamGrp_delta-T3 Source: ?
Sink : INT1\S13:PHASE-SHIFT2
OUTPUT CROSSREFERENCE:
INTERN_cos{e1+D-phi1+2} Source: INT1\S13:PHASE-SHIFT2
Sink : INT2\S22:COSPHI2 INT2\S20:ANTIVOLT
INTERN_cos{e1+DELTphi3} Source: INT1\S13:PHASE-SHIFT2
Sink : INT1\S14:PHASE-SHIFT3
INTERN_sin{e1+D-phi1+2} Source: INT1\S13:PHASE-SHIFT2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S13:PHASE-SHIFT2CREATION OF cos/sin{e1+D-phi1+2}
Johannes Gonser
ATBDE / J.Gonser
06-04-05
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S013 1
F01/K01
A 4 E 57
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S13:PHASE-SHIFT2CREATION OF cos/sin{e1+D-phi1+2}
Johannes Gonser
ATBDE / J.Gonser
06-04-05
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S013 2
F01/K01
A 4 E 58
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
DQRST 4
SWI
%
3
SWI
%
2
_
INTERN_/ixT1/ T
INTERN_sin-e1 SIN
INTERN_cos-e1 COS
_ q
DQ
ALPHABETA
INTERN_SW-Change-over-1 SELX1
INTERN_sin{e1+DELTphi1} X0
INTERN_sin{e1+DELTphi3} X1 SIN
SELX1INTERN_cos{e1+DELTphi1} X0
INTERN_cos{e1+DELTphi3} X1 COS
INTERN_/ixR1/*R
INTERN_/ixS1/*S
INTERN_/ixT1/*TBETA
INPUT CROSSREFERENCE:
INTERN_/ixR1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
INTERN_/ixS1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
INTERN_/ixT1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
INTERN_cos-e1 Source: INT2\S10:INTEG7
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
INTERN_cos{e1+DELTphi1} Source: INT1\S12:PHASE-SHIFT1
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT2\S22:COSPHI2
INTERN_cos{e1+DELTphi3} Source: INT1\S13:PHASE-SHIFT2
Sink : INT1\S14:PHASE-SHIFT3
INTERN_sin-e1 Source: INT2\S10:INTEG7
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
INTERN_sin{e1+DELTphi1} Source: INT1\S12:PHASE-SHIFT1
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT2\S22:COSPHI2
INTERN_sin{e1+DELTphi3} Source: INT1\S13:PHASE-SHIFT2
Sink : INT1\S14:PHASE-SHIFT3
OUTPUT CROSSREFERENCE:
INTERN_/ixR1/* Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S19:PHASHIF4 INT2\S20:ANTIVOLT
INTERN_/ixS1/* Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S19:PHASHIF4 INT2\S20:ANTIVOLT
INTERN_/ixT1/* Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S19:PHASHIF4 INT2\S20:ANTIVOLT
INTERN_ixd Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S14:PHASE-SHIFT3 INT2\S23:EXCITAT-1
INTERN_ixq Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S14:PHASE-SHIFT3 INT2\S23:EXCITAT-1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S14:PHASE-SHIFT3CREATION OF ixd/ixq;/ix./*
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S014
F01/K01
A 4 E 59
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANB
24
>=1
B
23
TRANB
22
=1
B
21
RSFF20
&
B
19
&
B
18 >=1
B
17
TRANB
16
>=1
B
15
TRANB
14
=1
B
13
RSFF12
&
B
11
&
B
10 >=1
B
9
TRANB
8
>=1
B
7
TRANB
6
=1
B
5
&
B
3B
INTERN_MSB-iwR* o S
RINTERN_RUBQ
o INTERN_RSI
<
UDA327:1_C/RUB
oUDA327:1_S>-SWR
INTERN_MSB-iwS* o S
RINTERN_SUBQ
o INTERN_SSI
<
UDA327:1_C/SUB
oUDA327:1_S>-TWR
INTERN_MSB-iwT* o S
RINTERN_TUBQ
o INTERN_TSI
<
UDA327:1_C/TUB
C/RUB UDA 327 BO
C/SUB UDA 327 BO
C/TUB UDA 327 BO
RSI : PULSE AT LEAST 1 CALCULATING CYCLE = 1.67ms
MSB-FORMATION = RELEASE RUB
(MSB = VALUE NEGATIVE {iw.})
INPUT CROSSREFERENCE:
INTERN_-WR Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70 INT1\S15:BRDGE-COMMUT INT1\S07:SUMMARY-F/W INT3\S24:NW-REM-AD,PM INT2\S18:CONTROL-N INT2\S17:NW2
INT2\S16:NW1
INTERN_MSB-iwR* Source: INT2\S22:COSPHI2
Sink : INT1\S15:BRDGE-COMMUT
INTERN_MSB-iwS* Source: INT2\S22:COSPHI2
Sink : INT1\S15:BRDGE-COMMUT
INTERN_MSB-iwT* Source: INT2\S22:COSPHI2
Sink : INT1\S15:BRDGE-COMMUT
UDA327:1_S>-RWR Source: INT0\S02:TRANSF>00
Sink : INT1\S20:UST-R INT1\S15:BRDGE-COMMUT
UDA327:1_S>-SWR Source: INT0\S02:TRANSF>00
Sink : INT1\S21:UST-S INT1\S15:BRDGE-COMMUT
UDA327:1_S>-TWR Source: INT0\S02:TRANSF>00
Sink : INT1\S22:UST-T INT1\S15:BRDGE-COMMUT
OUTPUT CROSSREFERENCE:
INTERN_RSI Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S16:CONTROL-R
INTERN_RUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S20:UST-R INT1\S15:BRDGE-COMMUT
INTERN_SSI Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S17:CONTROL-S
INTERN_SUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S21:UST-S INT1\S15:BRDGE-COMMUT
INTERN_TSI Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S18:CONTROL-T
INTERN_TUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S22:UST-T INT1\S15:BRDGE-COMMUT
UDA327:1_C/RUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT0\S09:TRANSF/10
UDA327:1_C/SUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT0\S09:TRANSF/10
UDA327:1_C/TUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT0\S09:TRANSF/10
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S15:BRDGE-COMMUTBRIDGE COMMUTATION COMMAND
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S015
F01/K01
A 4 E 60
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANW 6
TRANW 5
TRANW 4
TRAN%
3
%
1.400391Kp_
INTERN_iwR** W
INTERN_/ixR/*k-1 -X
0.851562KParamGrp_I-CONTROL-R:kp KP
1.00098%ParamGrp_I-CONTROL-R:K% K(%)
0% ICINTERN_RSI SIC
1.94702%ParamGrp_I-CONT-R:T0/TN T0/TN
100% UPL-I -100% LOL-I
100.00000%ParamGrp_GR-Limit UPLIM
o LOLIM
o +1Y +2 INTERN_delta-u-R
INTERN_REG-R-LIMIT<>LIM
INTERN_GR-limit
INTERN_I-CONTR:KN
INTERN_I-CONTR:KP
INTERN_I-CONTR:TO/TN
CURRENTCONTROLLER SETTINGS PHASE R,S AND T
******************************************
kn = 1.55
ToInt1= 1.389ms
Ts = 0.07s = Tn
ks = 9.69
=> kp = Ts/(2 * ks * deltaT1[s]) = 0.07/(2* 9.69 *0.00347)=1.06
=> T0/Tn = 100* ToInt1/Tn = 100 * 0.001389/0.07 = 1.95%
=> K% 1 (Erfahrungswert)
INPUT CROSSREFERENCE:
INTERN_/ixR/*k-1 Source: INT1\S19:PHASHIF4
Sink : INT1\S16:CONTROL-R
INTERN_RSI Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S16:CONTROL-R
INTERN_iwR** Source: INT2\S22:COSPHI2
Sink : INT1\S26:RECORDING INT1\S16:CONTROL-R
INTERN_u-aR* Source: INT2\S20:ANTIVOLT
Sink : INT1\S16:CONTROL-R
ParamGrp_GR-Limit Source: ?
Sink : INT1\S16:CONTROL-R
ParamGrp_I-CONT-R:T0/TN Source: ?
Sink : INT1\S16:CONTROL-R
ParamGrp_I-CONTROL-R:K% Source: ?
Sink : INT1\S16:CONTROL-R
ParamGrp_I-CONTROL-R:kn Source: ?
Sink : INT1\S16:CONTROL-R
ParamGrp_I-CONTROL-R:kp Source: ?
Sink : INT1\S16:CONTROL-R
OUTPUT CROSSREFERENCE:
INTERN_GR-limit Source: INT1\S16:CONTROL-R
Sink : INT1\S22:UST-T INT1\S21:UST-S INT1\S20:UST-R INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_I-CONTR:KN Source: INT1\S16:CONTROL-R
Sink : INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_I-CONTR:KP Source: INT1\S16:CONTROL-R
Sink : INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_I-CONTR:TO/TN Source: INT1\S16:CONTROL-R
Sink : INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_REG-R-LIMIT Source: INT1\S16:CONTROL-R
Sink : INT1\S23:LIMIT
INTERN_delta-u-R Source: INT1\S16:CONTROL-R
Sink : INT1\S22:UST-T INT1\S21:UST-S
INTERN_i-reg-out-R Source: INT1\S16:CONTROL-R
Sink : INT1\S20:UST-R INT1\S16:CONTROL-R
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S16:CONTROL-RCURRENT CONTROLLER PHASE R
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S016
F01/K01
A 4 E 61
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
%
_
INTERN_iwS** W
INTERN_/ixS/*k-1 -X
INTERN_I-CONTR:KP KP
1.00098%ParamGrp_I-CONTROL-S:K% K(%)
0% ICINTERN_SSI SIC
INTERN_I-CONTR:TO/TN T0/TN 100% UPL-I
-100% LOL-IINTERN_GR-limit UPLIM
o LOLIM
o +1Y +2 INTERN_delta-u-S
INTERN_REG-S-LIMIT<>LIM
ref to segment CONTROL-R
INPUT CROSSREFERENCE:
INTERN_/ixS/*k-1 Source: INT1\S19:PHASHIF4
Sink : INT1\S17:CONTROL-S
INTERN_GR-limit Source: INT1\S16:CONTROL-R
Sink : INT1\S22:UST-T INT1\S21:UST-S INT1\S20:UST-R INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_I-CONTR:KN Source: INT1\S16:CONTROL-R
Sink : INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_I-CONTR:KP Source: INT1\S16:CONTROL-R
Sink : INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_I-CONTR:TO/TN Source: INT1\S16:CONTROL-R
Sink : INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_SSI Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S17:CONTROL-S
INTERN_iwS** Source: INT2\S22:COSPHI2
Sink : INT1\S17:CONTROL-S
INTERN_u-aS* Source: INT2\S20:ANTIVOLT
Sink : INT1\S17:CONTROL-S
ParamGrp_I-CONTROL-S:K% Source: ?
Sink : INT1\S17:CONTROL-S
OUTPUT CROSSREFERENCE:
INTERN_REG-S-LIMIT Source: INT1\S17:CONTROL-S
Sink : INT1\S23:LIMIT
INTERN_delta-u-S Source: INT1\S17:CONTROL-S
Sink : INT1\S22:UST-T INT1\S20:UST-R
INTERN_i-reg-out-S Source: INT1\S17:CONTROL-S
Sink : INT1\S21:UST-S INT1\S17:CONTROL-S
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S17:CONTROL-SCURRENT CONTROLLER PHASE S
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S017
F01/K01
A 4 E 62
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
%
_
INTERN_iwT** W
INTERN_/ixT/*k-1 -X
INTERN_I-CONTR:KP KP
1.00098%ParamGrp_I-CONTROL-T:K% K(%)
0% ICINTERN_TSI SIC
INTERN_I-CONTR:TO/TN T0/TN 100% UPL-I
-100% LOL-IINTERN_GR-limit UPLIM
o LOLIM
o +1Y +2 INTERN_delta-u-T
INTERN_REG-T-LIMIT<>LIM
ref to segment CONTROL-R
INPUT CROSSREFERENCE:
INTERN_/ixT/*k-1 Source: INT1\S19:PHASHIF4
Sink : INT1\S18:CONTROL-T
INTERN_GR-limit Source: INT1\S16:CONTROL-R
Sink : INT1\S22:UST-T INT1\S21:UST-S INT1\S20:UST-R INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_I-CONTR:KN Source: INT1\S16:CONTROL-R
Sink : INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_I-CONTR:KP Source: INT1\S16:CONTROL-R
Sink : INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_I-CONTR:TO/TN Source: INT1\S16:CONTROL-R
Sink : INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_TSI Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S18:CONTROL-T
INTERN_iwT** Source: INT2\S22:COSPHI2
Sink : INT1\S18:CONTROL-T
INTERN_u-aT* Source: INT2\S20:ANTIVOLT
Sink : INT1\S18:CONTROL-T
ParamGrp_I-CONTROL-T:K% Source: ?
Sink : INT1\S18:CONTROL-T
OUTPUT CROSSREFERENCE:
INTERN_REG-T-LIMIT Source: INT1\S18:CONTROL-T
Sink : INT1\S23:LIMIT
INTERN_delta-u-T Source: INT1\S18:CONTROL-T
Sink : INT1\S21:UST-S INT1\S20:UST-R
INTERN_i-reg-out-T Source: INT1\S18:CONTROL-T
Sink : INT1\S22:UST-T INT1\S18:CONTROL-T
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S18:CONTROL-TCURRENT CONTROLLER PHASE T
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S018
F01/K01
A 4 E 63
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANW 3
_ _
INTERN_/ixT1/* INTERN_/ixT/*k-1
CREATION OF HISTORY VALUE ix. FOR THE
CURRENT CONTROLLER
INPUT CROSSREFERENCE:
INTERN_/ixR1/* Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S19:PHASHIF4 INT2\S20:ANTIVOLT
INTERN_/ixS1/* Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S19:PHASHIF4 INT2\S20:ANTIVOLT
INTERN_/ixT1/* Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S19:PHASHIF4 INT2\S20:ANTIVOLT
OUTPUT CROSSREFERENCE:
INTERN_/ixR/*k-1 Source: INT1\S19:PHASHIF4
Sink : INT1\S16:CONTROL-R
INTERN_/ixS/*k-1 Source: INT1\S19:PHASHIF4
Sink : INT1\S17:CONTROL-S
INTERN_/ixT/*k-1 Source: INT1\S19:PHASHIF4
Sink : INT1\S18:CONTROL-T
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S19:PHASHIF4CREATION OF /ix./*k-1
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S019
F01/K01
A 4 E 64
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRAN%
6
SWI
%
5
RSFF 4
&
B
3
LIM
%
%
_
INTERN_delta-u-T o +3 X
INTERN_GR-limit UPLIMo LOLIM
XLIMINTERN_REG-R-LIMIT>>UL
INTERN_REG-R-LIMIT<<LL
UDA327:1_S>-RWR o S
oINTERN_RUB R
Q o SELX1o X0
X1 GDB-R1_UstR
GDB-R2_UstR
s/UstR (KOMBI AO)
GDB021-R-Ucontrol : Controle voltage "UstR" on the bus
INPUT CROSSREFERENCE:
INTERN_GR-limit Source: INT1\S16:CONTROL-R
Sink : INT1\S22:UST-T INT1\S21:UST-S INT1\S20:UST-R INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_RUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S20:UST-R INT1\S15:BRDGE-COMMUT
INTERN_delta-u-S Source: INT1\S17:CONTROL-S
Sink : INT1\S22:UST-T INT1\S20:UST-R
INTERN_delta-u-T Source: INT1\S18:CONTROL-T
Sink : INT1\S21:UST-S INT1\S20:UST-R
INTERN_i-reg-out-R Source: INT1\S16:CONTROL-R
Sink : INT1\S20:UST-R INT1\S16:CONTROL-R
UDA327:1_S>-RWR Source: INT0\S02:TRANSF>00
Sink : INT1\S20:UST-R INT1\S15:BRDGE-COMMUT
OUTPUT CROSSREFERENCE:
GDB-R1_UstR Source: INT1\S20:UST-R
Sink : INT1\S26:RECORDING INT1\S20:UST-R
GDB-R2_UstR Source: INT1\S20:UST-R
Sink : ?
INTERN_REG-R-LIMIT< Source: INT1\S20:UST-R
Sink : INT1\S23:LIMIT
INTERN_REG-R-LIMIT> Source: INT1\S20:UST-R
Sink : INT1\S23:LIMIT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S20:UST-RCREATION OF CONTROL VOLTAGE PHASE R
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S020
F01/K01
A 4 E 65
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRAN%
6
SWI
%
5
RSFF 4
&
B
3
LIM
%
%
_
INTERN_delta-u-T o +3 X
INTERN_GR-limit UPLIMo LOLIM
XLIMINTERN_REG-S-LIMIT>>UL
INTERN_REG-S-LIMIT<<LL
UDA327:1_S>-SWR o S
oINTERN_SUB R
Q o SELX1o X0
X1 GDB-S1_UstS
GDB-S2_UstS
s/UstS (KOMBI AO)
GDB021-S_Ucontrol Controle voltage "UstS" on the bus
INPUT CROSSREFERENCE:
INTERN_GR-limit Source: INT1\S16:CONTROL-R
Sink : INT1\S22:UST-T INT1\S21:UST-S INT1\S20:UST-R INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_SUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S21:UST-S INT1\S15:BRDGE-COMMUT
INTERN_delta-u-R Source: INT1\S16:CONTROL-R
Sink : INT1\S22:UST-T INT1\S21:UST-S
INTERN_delta-u-T Source: INT1\S18:CONTROL-T
Sink : INT1\S21:UST-S INT1\S20:UST-R
INTERN_i-reg-out-S Source: INT1\S17:CONTROL-S
Sink : INT1\S21:UST-S INT1\S17:CONTROL-S
UDA327:1_S>-SWR Source: INT0\S02:TRANSF>00
Sink : INT1\S21:UST-S INT1\S15:BRDGE-COMMUT
OUTPUT CROSSREFERENCE:
GDB-S1_UstS Source: INT1\S21:UST-S
Sink : INT1\S26:RECORDING INT1\S21:UST-S
GDB-S2_UstS Source: INT1\S21:UST-S
Sink : ?
INTERN_REG-S-LIMIT< Source: INT1\S21:UST-S
Sink : INT1\S23:LIMIT
INTERN_REG-S-LIMIT> Source: INT1\S21:UST-S
Sink : INT1\S23:LIMIT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S21:UST-SCREATION OF CONTROL VOLTAGE PHASE S
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S021
F01/K01
A 4 E 66
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRAN%
6
SWI
%
5
RSFF 4
&
B
3
LIM
%
%
_
INTERN_delta-u-S o +3 X
INTERN_GR-limit UPLIMo LOLIM
XLIMINTERN_REG-T-LIMIT>>UL
INTERN_REG-T-LIMIT<<LL
UDA327:1_S>-TWR o S
oINTERN_TUB R
Q o SELX1o X0
X1 GDB-T1_UstT
GDB-T2_UstT
s/UstT (KOMBI A0)
GDB021-T_Ucontrol Controle voltage "UstT" on the bus
INPUT CROSSREFERENCE:
INTERN_GR-limit Source: INT1\S16:CONTROL-R
Sink : INT1\S22:UST-T INT1\S21:UST-S INT1\S20:UST-R INT1\S18:CONTROL-T INT1\S17:CONTROL-S
INTERN_TUB Source: INT1\S15:BRDGE-COMMUT
Sink : INT1\S22:UST-T INT1\S15:BRDGE-COMMUT
INTERN_delta-u-R Source: INT1\S16:CONTROL-R
Sink : INT1\S22:UST-T INT1\S21:UST-S
INTERN_delta-u-S Source: INT1\S17:CONTROL-S
Sink : INT1\S22:UST-T INT1\S20:UST-R
INTERN_i-reg-out-T Source: INT1\S18:CONTROL-T
Sink : INT1\S22:UST-T INT1\S18:CONTROL-T
UDA327:1_S>-TWR Source: INT0\S02:TRANSF>00
Sink : INT1\S22:UST-T INT1\S15:BRDGE-COMMUT
OUTPUT CROSSREFERENCE:
GDB-T1_UstT Source: INT1\S22:UST-T
Sink : INT1\S22:UST-T
GDB-T2_UstT Source: INT1\S22:UST-T
Sink : ?
INTERN_REG-T-LIMIT< Source: INT1\S22:UST-T
Sink : INT1\S23:LIMIT
INTERN_REG-T-LIMIT> Source: INT1\S22:UST-T
Sink : INT1\S23:LIMIT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S22:UST-TCREATION OF CONTROL VOLTAGE PHASE T
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S022
F01/K01
A 4 E 67
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
>=1
B
3
>=1
B
2B
INTERN_REG-R-LIMIT> INTERN_REG-R-LIMITA
INTERN_REG-S-LIMIT
INTERN_REG-S-LIMIT<
INTERN_REG-S-LIMIT> INTERN_REG-S-LIMITA
INTERN_REG-T-LIMIT
INTERN_REG-T-LIMIT<
INTERN_REG-T-LIMIT> INTERN_REG-T-LIMITA
INPUT CROSSREFERENCE:
INTERN_REG-R-LIMIT Source: INT1\S16:CONTROL-R
Sink : INT1\S23:LIMIT
INTERN_REG-R-LIMIT< Source: INT1\S20:UST-R
Sink : INT1\S23:LIMIT
INTERN_REG-R-LIMIT> Source: INT1\S20:UST-R
Sink : INT1\S23:LIMIT
INTERN_REG-S-LIMIT Source: INT1\S17:CONTROL-S
Sink : INT1\S23:LIMIT
INTERN_REG-S-LIMIT< Source: INT1\S21:UST-S
Sink : INT1\S23:LIMIT
INTERN_REG-S-LIMIT> Source: INT1\S21:UST-S
Sink : INT1\S23:LIMIT
INTERN_REG-T-LIMIT Source: INT1\S18:CONTROL-T
Sink : INT1\S23:LIMIT
INTERN_REG-T-LIMIT< Source: INT1\S22:UST-T
Sink : INT1\S23:LIMIT
INTERN_REG-T-LIMIT> Source: INT1\S22:UST-T
Sink : INT1\S23:LIMIT
OUTPUT CROSSREFERENCE:
INTERN_REG-R-LIMITATION Source: INT1\S23:LIMIT
Sink : INT1\S24:TRAPEZ
INTERN_REG-S-LIMITATION Source: INT1\S23:LIMIT
Sink : INT1\S24:TRAPEZ
INTERN_REG-T-LIMITATION Source: INT1\S23:LIMIT
Sink : INT1\S24:TRAPEZ
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S23:LIMITREGULATION LIMITATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S023
F01/K01
A 4 E 68
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
THRUL
%
14
THRUL
%
13
LIM
%
12
INT-I11
ADD
%
10
SWI
%
9
SWI
%
8 &
B
7
TRANB
6
SWI
%
5
B
MIN
%
3 ADD
%
2
_
INTERN_REG-T-LIMITATION 3 0B 4
+1INTERN_+psiw +2 X1 <<1
80% X2 <<2 SELX1MIN
31.25000%ParamGrp_TRAPEZ:reg-up X0
0% X1 +1
SELX1 0% X0
-100.00000%ParamGrp_TRAPEZ:reg-down X1 +2
SELX1 1.6% X0
-1.6% X1 +3 + 0% IC 0B SIC
0.02441%ParamGrp_TRAPEZ:T-INTEG T0/TI
50% UPLIM -50% LOLIM
+ X
15.00854%ParamGrp_TRAPEZ:UPLIM UPLIM
-29.99878%ParamGrp_TRAPEZ:LOLIM LOLIM
INTERN_+delta-psi-T
<
XLIM
INTERN_CORRECT-FLUX>UL
INTERN_CORRECT-FLUX<LL
X
10.00366%ParamGrp_TRAPEZ:W/UPLIM UPLIM
0.25% HYSINTERN_W/Delta-psi->=LIM
o X
15.00244%ParamGrp_TRAPEZ:W/LOLIM UPLIM
0.25% HYSINTERN_W/Delta-psi->=LIM
T0/TI: 0.02525% ; Tint1 = 1.667ms
TI = 6.6 s
PARAMETER BASE DATE ACC. TO GUIDONIA
BLOCK12: UPLIM/LOLIM acc. to Rekingen
INPUT CROSSREFERENCE:
INTERN_+psiw Source: INT2\S21:PSIW
Sink : BACKGND\S06:SELECT-IND INT1\S24:TRAPEZ INT2\S23:EXCITAT-1
INTERN_REG-R-LIMITATION Source: INT1\S23:LIMIT
Sink : INT1\S24:TRAPEZ
INTERN_REG-S-LIMITATION Source: INT1\S23:LIMIT
Sink : INT1\S24:TRAPEZ
INTERN_REG-T-LIMITATION Source: INT1\S23:LIMIT
Sink : INT1\S24:TRAPEZ
ParamGrp_TRAPEZ:LOLIM Source: ?
Sink : INT1\S24:TRAPEZ
ParamGrp_TRAPEZ:T-INTEG Source: ?
Sink : INT1\S24:TRAPEZ
ParamGrp_TRAPEZ:UPLIM Source: ?
Sink : INT1\S24:TRAPEZ
ParamGrp_TRAPEZ:W/LOLIM Source: ?
Sink : INT1\S24:TRAPEZ
ParamGrp_TRAPEZ:W/UPLIM Source: ?
Sink : INT1\S24:TRAPEZ
ParamGrp_TRAPEZ:reg-down Source: ?
Sink : INT1\S24:TRAPEZ
ParamGrp_TRAPEZ:reg-up Source: ?
Sink : INT1\S24:TRAPEZ
OUTPUT CROSSREFERENCE:
INTERN_+delta-psi-T Source: INT1\S24:TRAPEZ
Sink : BACKGND\S06:SELECT-IND INT1\S24:TRAPEZ INT2\S15:NX-LIMITS
INTERN_CORRECT-FLUX< Source: INT1\S24:TRAPEZ
Sink : INT1\S11:FAULT-EVENT4
INTERN_CORRECT-FLUX> Source: INT1\S24:TRAPEZ
Sink : INT1\S11:FAULT-EVENT4
INTERN_W/Delta-psi-T-< Source: INT1\S24:TRAPEZ
Sink : PANEL-AFC094\S03:PANEL-OUT
INTERN_W/Delta-psi-T-> Source: INT1\S24:TRAPEZ
Sink : PANEL-AFC094\S03:PANEL-OUT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S24:TRAPEZTRAPEZ REGULATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S024
F01/K01
A 4 E 69
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS 2
_ 0B .2 0B .3 0B .4 0B .5 0B .6
INTERN_-WR .7 0B .8 0B .9 0B .10 0B .11 0B .12 0B .13 0B .14 0B .15
UAC326-1_/70Y
INTERN_RESET .0
MODBUS-O_S>EXCITAT-FAN-FB .1
INTERN_DCF-WRe .2 0B .3 0B .4 0B .5 0B .6 0B .7 0B .8 0B .9 0B .10 0B .11 0B .12 0B .13 0B .14 0B .15
UAC326-2_/90Y
INPUT CROSSREFERENCE:
INTERN_-WR Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70 INT1\S15:BRDGE-COMMUT INT1\S07:SUMMARY-F/W INT3\S24:NW-REM-AD,PM INT2\S18:CONTROL-N INT2\S17:NW2
INT2\S16:NW1
INTERN_DCF-WRe Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_S/sumF-TRIGGER Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70
INTERN_s/sumA-TRIGGER Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70
MODBUS-O_S>EXCITAT-FAN-FB Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT1\S25:TRANSFER/70 INT3\S05:FAULT-EVENT6
OUTPUT CROSSREFERENCE:
UAC326-1_/70 Source: INT1\S25:TRANSFER/70
Sink : ?
UAC326-2_/90 Source: INT1\S25:TRANSFER/70
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S25:TRANSFER/70TRANSFER TO UAC326-1 / UAC326-2 BIN.OUTPUT
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S025
F01/K01
A 4 E 70
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MULT
%
9
MULT
%
8
MULT
%
7
TRAN%
6
TRAN%
5
TRAN%
4
TRAN%
3%
_ _ g
GDB-R1_UstR UAC326-2_s/Recording
GDB-S1_UstS UAC326-2_s/Recording
INTERN_[psix] UAC326-2_s/Recording
INTERN_Pm UAC326-2_s/Recording
108.28247%ParamGrp_IXR X
INTERN_/[ixR1]/ YUAC326-1_i-pi/ixRX*Y
XINTERN_/[ixS1]/ Y
UAC326-1_i-pi/ixSX*Y
XINTERN_/[ixT1]/ Y
UAC326-1_i-pi/ixTX*Y
Calibration for: Analogue ampere meter for stator current indication
/[ixR1]/,/[ixS1]/,/[ixT1]/ Scaling:
Analog meter : 0 - 10V : 0 - 4000A
Actual current : 0 - 8V : 0 - 3465A
100% x ((3465x10)/(4000x8)) = 108.28%
INPUT CROSSREFERENCE:
GDB-R1_UstR Source: INT1\S20:UST-R
Sink : INT1\S26:RECORDING INT1\S20:UST-R
GDB-S1_UstS Source: INT1\S21:UST-S
Sink : INT1\S26:RECORDING INT1\S21:UST-S
INTERN_+iw Source: INT2\S19:ROCK-STOP
Sink : INT2\S15:NX-LIMITS INT1\S26:RECORDING INT2\S33:FROZENCHARGE INT2\S22:COSPHI2
INTERN_/[ixR1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_/[ixS1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_/[ixT1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_Pm Source: INT2\S27:MOT-POWER
Sink : INT1\S26:RECORDING INT3\S24:NW-REM-AD,PM
INTERN_[psix] Source: INT2\S10:INTEG7
Sink : BACKGND\S06:SELECT-IND INT1\S26:RECORDING INT2\S23:EXCITAT-1 INT2\S20:ANTIVOLT INT2\S13:NX INT2\S10:INTEG7
INTERN_iwR** Source: INT2\S22:COSPHI2
Sink : INT1\S26:RECORDING INT1\S16:CONTROL-R
ParamGrp_IXR Source: ?
Sink : INT1\S26:RECORDING
OUTPUT CROSSREFERENCE:
UAC326-1_i-pi/ixR Source: INT1\S26:RECORDING
Sink : ?
UAC326-1_i-pi/ixS Source: INT1\S26:RECORDING
Sink : ?
UAC326-1_i-pi/ixT Source: INT1\S26:RECORDING
Sink : ?
UAC326-2_s/Recording-AO2 Source: INT1\S26:RECORDING
Sink : ?
UAC326-2_s/Recording-AO3 Source: INT1\S26:RECORDING
Sink : ?
UAC326-2_s/Recording-AO4 Source: INT1\S26:RECORDING
Sink : ?
UAC326-2_s/Recording-AO5 Source: INT1\S26:RECORDING
Sink : ?
UAC326-2_s/Recording-AO6 Source: INT1\S26:RECORDING
Sink : ?
UAC326-2_s/Recording-AO8 Source: INT1\S26:RECORDING
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT1 S26:RECORDINGAnalog Output for Recording
Johannes Gonser
ATBDE / J.Gonser
07-02-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T1/C001/S026
F01/K01
A 4 E 71
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
0008H SEL
INT 3: 20.000 ms (4 x INT 2)
INPUT CROSSREFERENCE:
OUTPUT CROSSREFERENCE:
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S01:INIT-INT3INIT-routine for INTERRUPT 3
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S001
F01/K01
A 4 E 72
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
>=1
B
2
KOMBI-1_W>EARTH-F-RO.1
KOMBI-1_F>EARTH-F-S.2
KOMBI-1_F>EXCIT-TH-R.3
KOMBI-1_F>DDA-SME.4
KOMBI-1_F>ANGLESHIF.5
KOMBI-1_F>TRACO-24V.6
KOMBI-1_Critical-St.7
o.8.9
.10
.11
.12
.13
.14
.15
MODBUS-O_Critical-Stop INTERN_Critical-Stop
HW: =.VA
INPUT CROSSREFERENCE:
MODBUS-O_Critical-Stop Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT2\S02:TRANSF>60
UAC326-1_>60 Source: ?
Sink : INT2\S02:TRANSF>60
OUTPUT CROSSREFERENCE:
INTERN_Critical-Stop Source: INT2\S02:TRANSF>60
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S05:FAULT-EVENT6
KOMBI-1_Critical-Stop Source: INT2\S02:TRANSF>60
Sink : INT2\S02:TRANSF>60
KOMBI-1_F>ANGLESHIFT Source: INT2\S02:TRANSF>60
Sink : INT1\S11:FAULT-EVENT4
KOMBI-1_F>DDA-SME Source: INT2\S02:TRANSF>60
Sink : INT1\S11:FAULT-EVENT4
KOMBI-1_F>EARTH-F-STATOR Source: INT2\S02:TRANSF>60
Sink : INT1\S11:FAULT-EVENT4
KOMBI-1_F>EXCIT-TH-RELAY Source: INT2\S02:TRANSF>60
Sink : INT1\S11:FAULT-EVENT4
KOMBI-1_F>TRACO-24V Source: INT2\S02:TRANSF>60
Sink : INT2\S03:FAULT-EVENT5
KOMBI-1_F>U>EXCITATION Source: INT2\S02:TRANSF>60
Sink : INT1\S11:FAULT-EVENT4
KOMBI-1_W>EARTH-F-ROTOR Source: INT2\S02:TRANSF>60
Sink : INT3\S08:WARN-EVENT9
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S02:TRANSF>60TRANSFER UDA327-3 BIN.INPUTS
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S002
F01/K01
A 4 E 73
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS 5
>=1
B
4
>=1
B
3
>=1
B
2
>=1
B
1INTERN_RESET AF
AFFTRIP_SFF-4-FAST
TRIP_SFF-1-FAST SFFI
INTERN_F/AGP1 .0
INTERN_F/AGP2 .1
INTERN_F/AGP3 .2
INTERN_F/AGP4 .3
INTERN_F/AGP5 .4
INTERN_F/AGP6 .5
INTERN_F/AGP7 .6
INTERN_F/AGP8 .7
INTERN_F/AGP9 .8
KOMBI-1_F>TRACO-24V o .9
Trip UndervoltINTERN_Unet-R-U<85%
Trip UndervoltINTERN_Unet-R-U<95%-60s .10
Trip UndervoltINTERN_Unet-S-U<85%
Trip UndervoltINTERN_Unet-S-U<95%-60s .11
Trip UndervoltINTERN_Unet-T-U<85%
Trip UndervoltINTERN_Unet-T-U<95%-60s .12
INTERN_F/23kV-frequency .13
INTERN_DCP-Frozen-Fail .14
INTERN_F/Brake-release .15Y FM
TRIP_SFF-5-SLOWSFF
INTERN_SUMF-INT2-5SF
TRIP_FFO-5-SLOWFFOFLO
INTERN_FMO-INT2-5FMO
Fault Handling:
Bit:0 Code:65 "F: Airgap too small probe no.1"
Bit:1 Code:66 "F: Airgap too small probe no.2"
Bit:2 Code:67 "F: Airgap too small probe no.3"
Bit:3 Code:68 "F: Airgap too small probe no.4"
Bit:4 Code:69 "F: Airgap too small probe no.5"
Bit:5 Code:70 "F: Airgap too small probe no.6b"
Bit:6 Code:71 "F: Airgap too small probe no.7"
Bit:7 Code:72 "F: Airgap too small probe no.8"
Bit:8 Code:73 "F: Airgap too small probe no.9"
Bit:9 Code:74 "F: 24Vdc power supply"
Bit:10 Code:75 "F: 23kV network under voltage, Phase R"
Bit:11 Code:76 "F: 23kV network under voltage, Phase S"
Bit:12 Code:77 "F: 23kV network under voltage, Phase T"
Bit:13 Code:78 "F: 23kV network under frequency"
Bit:14 Code:79 "F: Mill charge is frozen"
Bit:15 Code:80 "F: Brakes do not release at start"
INPUT CROSSREFERENCE:
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_DCP-Frozen-Fail Source: INT2\S33:FROZENCHARGE
Sink : INT2\S03:FAULT-EVENT5
INTERN_F/23kV-frequency Source: INT0\S07:FILTER5
Sink : INT2\S03:FAULT-EVENT5
INTERN_F/AGP1 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP2 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP3 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP4 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP5 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP6 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP7 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP8 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP9 Source: INT2\S29:AIR-GAP-SUP2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S03:FAULT-EVENT5FAULT HANDLING (Air gap supervision)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S003 1
F01/K01
A 4 E 74
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_Unet-R-U<85% Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-R-U<95%-60s Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-S-U<85% Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-S-U<95%-60s Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-T-U<85% Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
INTERN_Unet-T-U<95%-60s Source: INT0\S07:FILTER5
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
KOMBI-1_F>TRACO-24V Source: INT2\S02:TRANSF>60
Sink : INT2\S03:FAULT-EVENT5
TRIP_SFF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
TRIP_SFF-4-FAST Source: INT1\S11:FAULT-EVENT4
Sink : INT1\S08:FAULT-EVENT1 INT2\S03:FAULT-EVENT5
OUTPUT CROSSREFERENCE:
INTERN_FMO-INT2-5 Source: INT2\S03:FAULT-EVENT5
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_SUMF-INT2-5 Source: INT2\S03:FAULT-EVENT5
Sink : INT1\S07:SUMMARY-F/W
TRIP_FF-5-SLOW Source: INT2\S03:FAULT-EVENT5
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-5-SLOW Source: INT2\S03:FAULT-EVENT5
Sink : INT3\S23:FIRST-T/W
TRIP_SFF-5-SLOW Source: INT2\S03:FAULT-EVENT5
Sink : INT1\S08:FAULT-EVENT1 INT3\S05:FAULT-EVENT6
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S03:FAULT-EVENT5FAULT HANDLING (Air gap supervision)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S003 2
F01/K01
A 4 E 75
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
OND
S
10
MULT
%
9
SWI
%
8
%
LIM
%
6
ABS%
5
MULT
%
4%
SWI
%
2%
SELX1
80% = 9.043 rpmINTERN_[nx] X0
80% = 9.043 rpmINTERN_[nx]1s X1 X
SELX1
143.17627%ParamGrp_c-old X0
125.00000%ParamGrp_c X1 Y
X*Y X 100% UPLIM
5.40161%ParamGrp_lolim LOLIM
XLIM YINTERN_T0/T2X*Y
X
>UL<LL
SELX1
61.73706%ParamGrp_K5 X0
47.14355%ParamGrp_K1 X1 Y
INTERN_K5X*Y
INTERN_WRe o /
6SParamGrp_ZPR-RELEASE T
INTERN_REL-ZPRT/
nx: 8V = 5.727Hz = 80% = fg
=> c[%] = 25 * fg = 25 * 5.727% = 143.175%
=> K5[%] = 5 x 100 /(1.414 x fg) = 5 x 100 /(1.414 x 5.727) = 61.734%
=> K1[%] = 100 x (sqrt2/3) = (1.414/3) x 100 = 47.14%
=> T2 (alt) = (1.414 x T) = 1.414 x0.3183s = 0.45s
=> To/T2 (alt) = 100 x Tint2/(1.414 x 0.3183s) = 100 x 0.005s/0.45s = 1.11%
=> T2 (neu) = (1.414 x 3) / 2pi x fg = (1.414 x 3)/2 x 3.14 x 5.727 = 0.11794s
=> To/T2 (neu) = 100 x Tint2 / 0.11794s) = 100 x 0.005s /0.11794s = 4.24%
REL-ZPR: 6s AFTER -WRe (approx.1s AFTER -WRc)
INPUT CROSSREFERENCE:
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
INTERN_WRe Source: INT2\S06:INTEG3
Sink : INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S04:INTEG1
INTERN_[nx] Source: INT2\S13:NX
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4 INT2\S15:NX-LIMITS INT2\S26:EXCITAT-4 INT2\S13:NX INT2\
INT2\S04:INTEG1
INTERN_[nx]1s Source: INT2\S13:NX
Sink : INT2\S13:NX INT2\S04:INTEG1
ParamGrp_K1 Source: ?
Sink : INT2\S04:INTEG1
ParamGrp_K5 Source: ?
Sink : INT2\S04:INTEG1
ParamGrp_ZPR-RELEASE Source: ?
Sink : INT2\S04:INTEG1
ParamGrp_c Source: ?
Sink : INT2\S04:INTEG1
ParamGrp_c-old Source: ?
Sink : INT2\S04:INTEG1
ParamGrp_lolim Source: ?
Sink : INT2\S04:INTEG1
OUTPUT CROSSREFERENCE:
INTERN_K5 Source: INT2\S04:INTEG1
Sink : INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_REL-ZPR Source: INT2\S04:INTEG1
Sink : INT1\S12:PHASE-SHIFT1 INT2\S23:EXCITAT-1 INT2\S13:NX INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_T0/T2 Source: INT2\S04:INTEG1
Sink : INT2\S09:INTEG6 INT2\S07:INTEG4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S04:INTEG1CALCULATION FACTOR 5K AND T0/T2
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S004
F01/K01
A 4 E 76
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
DIV
%
19
DIV
%
18
ADD
%
17
MULT
%
16
MULT
%
15
TRAN%
14
ADD
%
13
MULT
%
12 ADD
%
11MULT
%
10
MULT
%
9 ADD
%
8MULT
%
7
MULT
%
6
TRAN%
5
ADD
%
4
MULT
%
3
%%
80% = 9.043 rpmINTERN_[nx] X
0% X1 100% Y1
8% X2 99.4% Y2
16% X3 97.7% Y3
24% X4 94.7% Y4
Y X1 1.26953%ParamGrp_r-a X
INTERN_/ixR1/ YX*Y o +1
INTERN_/uxMR/ +2 X
33.33% YX*Y +1
+2
X
XINTERN_/ixS1/ Y
X*Y o +1
INTERN_/uxMS/ +2 YX*Y o +3
X
XINTERN_/ixT1/ Y
X*Y o +1
INTERN_/uxMT/ +2 YX*Y o +4 X
YINTERN_u-i-alfaX/Y
57.74% XY
X*Y +1
XY
X*Y o +2 XY
INTERN_u-i-betaX/Y
r-a = 0.0127p.u.=> 1.27%
(acc. to Motordatas, Alstom / Mr.RIEZINGER )
BLOCK 5 = 33.33% (1/3)
BLOCK 14 = 57.74% (1.732/3)
INPUT CROSSREFERENCE:
INTERN_/ixR1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
INTERN_/ixS1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
INTERN_/ixT1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
INTERN_/uxMR/ Source: INT0\S05:FILTER3
Sink : INT2\S27:MOT-POWER INT2\S05:INTEG2
INTERN_/uxMS/ Source: INT0\S05:FILTER3
Sink : INT2\S05:INTEG2
INTERN_/uxMT/ Source: INT0\S05:FILTER3
Sink : INT2\S05:INTEG2
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
INTERN_[nx] Source: INT2\S13:NX
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4 INT2\S15:NX-LIMITS INT2\S26:EXCITAT-4 INT2\S13:NX INT2\
INT2\S04:INTEG1
ParamGrp_r-a Source: ?
Sink : INT2\S05:INTEG2
OUTPUT CROSSREFERENCE:
INTERN_u-i-alfa Source: INT2\S05:INTEG2
Sink : INT2\S13:NX INT2\S06:INTEG3
INTERN_u-i-beta Source: INT2\S05:INTEG2
Sink : INT2\S13:NX INT2\S08:INTEG5
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S05:INTEG2CREATION OF u_i_alfa AND u_i_beta
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S005
F01/K01
A 4 E 77
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INT-I 9 ADD
%
8
INT-I 7
INT-I 6
ADD
%
5ADMLT
K
_ g 5K X0 1K X1 K
INTERN_u-i-alfa +1 +1o +2o +3 +
0% IC 0B SIC
T0/TI 100% UPLIM
-100% LOLIM
<
+ + 0% IC
0B SICT0/TI
100% UPLIM -100% LOLIM
INTERN_offset-u-i-a
<
+
+1INTERN_out-ZPR-psi-alfa o +2 +
0% ICSIC
17.99316%ParamGrp_T0/TI T0/TI
199% UPLIM -199% LOLIM
INTERN_psi-alfa+
Poles:76, ToInt2 = 5.000 ms, fg = 5.727 Hz
=> Block 4 : To/TI [%] = (pi/2) * ToInt2 * p
= (3.14/2) * 0.005 * 38= 0.2983%
=> Block 9 : T0/T1 [%] = 200 * ToInt2 x fg /0.3183
= 200 * 0.005 * 5.727 /0.3183 = 17.9924%
INPUT CROSSREFERENCE:
INTERN_-WRe Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S06:DET-UE/IE,UN INT3\S19:INCH-ANGLE INT3\S12:PRIOSEL-4 INT2\S06:INTEG
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
INTERN_out-ZPR-psi-alfa Source: INT2\S07:INTEG4
Sink : INT2\S06:INTEG3
INTERN_u-i-alfa Source: INT2\S05:INTEG2
Sink : INT2\S13:NX INT2\S06:INTEG3
ParamGrp_T0/TI Source: ?
Sink : INT2\S08:INTEG5 INT2\S06:INTEG3
OUTPUT CROSSREFERENCE:
INTERN_T0/TI-OFFSET Source: INT2\S06:INTEG3
Sink : INT2\S08:INTEG5 INT2\S06:INTEG3
INTERN_WRe Source: INT2\S06:INTEG3
Sink : INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S04:INTEG1
INTERN_offset-u-i-alfa Source: INT2\S06:INTEG3
Sink : INT2\S07:INTEG4 INT2\S06:INTEG3
INTERN_psi-alfa Source: INT2\S06:INTEG3
Sink : INT2\S11:DETECTN1 INT2\S10:INTEG7 INT2\S09:INTEG6 INT2\S07:INTEG4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S06:INTEG3OFFSET u-i-alfa , psi-alfa
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S006
F01/K01
A 4 E 78
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MULT
%
9
SWI
%
8
ADD
%
7
INT-I 6
MULT
%
5
SWI
%
4
RSFF
B
%INTERN_REL-ZPR S
INTERN_WRe RQ o SELX1
INTERN_psi-alfa X0 0% X1 X
INTERN_K5 YX*Y +
INTERN_offset-u-i-alfa ICSIC
INTERN_T0/T2 T0/TI 199% UPLIM
-199% LOLIM+ +1
+2 X
INTERN_SW-Change-over-1 SELX1 20% X0
100% X1 YINTERN_out-ZPR-psi-X*Y
INPUT CROSSREFERENCE:
INTERN_K5 Source: INT2\S04:INTEG1
Sink : INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_REL-ZPR Source: INT2\S04:INTEG1
Sink : INT1\S12:PHASE-SHIFT1 INT2\S23:EXCITAT-1 INT2\S13:NX INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
INTERN_T0/T2 Source: INT2\S04:INTEG1
Sink : INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_WRe Source: INT2\S06:INTEG3
Sink : INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S04:INTEG1
INTERN_offset-u-i-alfa Source: INT2\S06:INTEG3
Sink : INT2\S07:INTEG4 INT2\S06:INTEG3
INTERN_psi-alfa Source: INT2\S06:INTEG3
Sink : INT2\S11:DETECTN1 INT2\S10:INTEG7 INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_psi-beta Source: INT2\S08:INTEG5
Sink : INT2\S12:DETECTN2 INT2\S10:INTEG7 INT2\S09:INTEG6 INT2\S07:INTEG4
OUTPUT CROSSREFERENCE:
INTERN_out-ZPR-psi-alfa Source: INT2\S07:INTEG4
Sink : INT2\S06:INTEG3
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S07:INTEG4ZPR-psi-alfa
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S007
F01/K01
A 4 E 79
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INT-I 7 ADD
%
6
INT-I 5
INT-I 4
ADD
%
KINTERN_u-i-beta +1 +1
o +2o +3 +
0% IC 0B SIC
INTERN_T0/TI-OFFSET T0/TI 100% UPLIM
-100% LOLIM
<
+ + 0% IC
0B SICT0/TI
100% UPLIM -100% LOLIM
INTERN_offset-u-i-b
<
+
+1INTERN_out-ZPR-psi-beta o +2 +
0% ICINTERN_WRe SIC
17.99316%ParamGrp_T0/TI T0/TI
199% UPLIM -199% LOLIM
INTERN_psi-beta+
INPUT CROSSREFERENCE:
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
INTERN_T0/TI-OFFSET Source: INT2\S06:INTEG3
Sink : INT2\S08:INTEG5 INT2\S06:INTEG3
INTERN_WRe Source: INT2\S06:INTEG3
Sink : INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S04:INTEG1
INTERN_out-ZPR-psi-beta Source: INT2\S09:INTEG6
Sink : INT2\S08:INTEG5
INTERN_u-i-beta Source: INT2\S05:INTEG2
Sink : INT2\S13:NX INT2\S08:INTEG5
ParamGrp_T0/TI Source: ?
Sink : INT2\S08:INTEG5 INT2\S06:INTEG3
OUTPUT CROSSREFERENCE:
INTERN_offset-u-i-beta Source: INT2\S08:INTEG5
Sink : INT2\S09:INTEG6 INT2\S08:INTEG5
INTERN_psi-beta Source: INT2\S08:INTEG5
Sink : INT2\S12:DETECTN2 INT2\S10:INTEG7 INT2\S09:INTEG6 INT2\S07:INTEG4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S08:INTEG5OFFSET u-i-beta , psi-beta
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S008
F01/K01
A 4 E 80
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MULT
%
9
SWI
%
8
ADD
%
7
INT-I 6
MULT
%
5
SWI
%
4
RSFF
B
%INTERN_REL-ZPR S
INTERN_WRe RQ o SELX1
INTERN_psi-beta X0 0% X1 X
INTERN_K5 YX*Y +
INTERN_offset-u-i-beta ICSIC
INTERN_T0/T2 T0/TI 199% UPLIM
-199% LOLIM+ +1
+2 X
INTERN_SW-Change-over-1 SELX1 20% X0
100% X1 YINTERN_out-ZPR-psi-bX*Y
INPUT CROSSREFERENCE:
INTERN_K5 Source: INT2\S04:INTEG1
Sink : INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_REL-ZPR Source: INT2\S04:INTEG1
Sink : INT1\S12:PHASE-SHIFT1 INT2\S23:EXCITAT-1 INT2\S13:NX INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
INTERN_T0/T2 Source: INT2\S04:INTEG1
Sink : INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_WRe Source: INT2\S06:INTEG3
Sink : INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S04:INTEG1
INTERN_offset-u-i-beta Source: INT2\S08:INTEG5
Sink : INT2\S09:INTEG6 INT2\S08:INTEG5
INTERN_psi-alfa Source: INT2\S06:INTEG3
Sink : INT2\S11:DETECTN1 INT2\S10:INTEG7 INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_psi-beta Source: INT2\S08:INTEG5
Sink : INT2\S12:DETECTN2 INT2\S10:INTEG7 INT2\S09:INTEG6 INT2\S07:INTEG4
OUTPUT CROSSREFERENCE:
INTERN_out-ZPR-psi-beta Source: INT2\S09:INTEG6
Sink : INT2\S08:INTEG5
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S09:INTEG6ZPR-psi-beta
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S009
F01/K01
A 4 E 81
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
DIV
%
6
DIV
%
5SQRT%
4
%
MULT
%
2%
INTERN_psi-beta XY
X*Y +2 INTERN_[psix]
XY
INTERN_sin-e1X/Y
XY
INTERN_cos-e1X/Y
INPUT CROSSREFERENCE:
INTERN_psi-alfa Source: INT2\S06:INTEG3
Sink : INT2\S11:DETECTN1 INT2\S10:INTEG7 INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_psi-beta Source: INT2\S08:INTEG5
Sink : INT2\S12:DETECTN2 INT2\S10:INTEG7 INT2\S09:INTEG6 INT2\S07:INTEG4
OUTPUT CROSSREFERENCE:
INTERN_[psix] Source: INT2\S10:INTEG7
Sink : BACKGND\S06:SELECT-IND INT1\S26:RECORDING INT2\S23:EXCITAT-1 INT2\S20:ANTIVOLT INT2\S13:NX INT2\S10:INTEG7
INTERN_cos-e1 Source: INT2\S10:INTEG7
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
INTERN_sin-e1 Source: INT2\S10:INTEG7
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S10:INTEG7SPEED detection : [psix],sin/cos-e1
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S010
F01/K01
A 4 E 82
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
% 0% ICO-1 0% ICO 0B SIC
173.06% A0 0% A1
-173.06% A2 -28.10% B1 18.56% B2
+ +1 INTERN_d-psi-alfa/d
Parameters of G2[z] 2 according to attached Table
Für 50 Hz
A0 = 173.06%
A1 = 0%
A2 = -173.06%
B1 = -28.10%
B2 = 18.56%
INPUT CROSSREFERENCE:
INTERN_psi-alfa Source: INT2\S06:INTEG3
Sink : INT2\S11:DETECTN1 INT2\S10:INTEG7 INT2\S09:INTEG6 INT2\S07:INTEG4
OUTPUT CROSSREFERENCE:
INTERN_d-psi-alfa/dt Source: INT2\S11:DETECTN1
Sink : INT2\S13:NX
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S11:DETECTN1Calculation of dpsi-alfa/dt
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S011
F01/K01
A 4 E 83
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
% 0% ICO-1 0% ICO 0B SIC
173.06% A0 0% A1
-173.06% A2 -28.10% B1 18.56% B2
+ +1 INTERN_d-psi-beta/d
INPUT CROSSREFERENCE:
INTERN_psi-beta Source: INT2\S08:INTEG5
Sink : INT2\S12:DETECTN2 INT2\S10:INTEG7 INT2\S09:INTEG6 INT2\S07:INTEG4
OUTPUT CROSSREFERENCE:
INTERN_d-psi-beta/dt Source: INT2\S12:DETECTN2
Sink : INT2\S13:NX
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S12:DETECTN2Calculation of dpsi-beta/dt
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S012
F01/K01
A 4 E 84
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SWI
%
20
MULT
%
19
INT-I18 ADD
%
17
INT-I16 ADD
%
15
THRUL
%
14
THRUL
%
13
SWI
%
12
MULT
%
11
SWI
%
10
DIV
%
9
SWI
%
8 &
B
7
SQRT%
6
ADD
%
5
MULT
%
4
SWI
%
3
MULT
%
%
_ p
INTERN_u-i-beta X1 XY
X*Y +1
SELX1INTERN_d-psi-alfa/dt X0
INTERN_u-i-alfa X1 XY
X*Y +2 X
INTERN_REL-ZPR SELX1 80% X0
INTERN_[psix] X1 YX/Y X
SELX1
69.84253%ParamGrp_nx-manipulation X0
79.99878%ParamGrp_nx-manipulation1 X1 Y
X*Y X
SELX1 48% X0
34.99756%ParamGrp_Change-Over-Par X1 UPLIM
1% HYS
<
>=LIM
X 48% UPLIM 1% HYS
INTERN_60%-n>=LIM+1o +2 +
0% IC 0B SIC
2.0% T0/TI 100% UPLIM
-100% LOLIM
80% = 9.043 rpmINTERN_[nx]
<
+
+1o +2 +
0% IC 0B SIC
0.5% T0/TI 100% UPLIM
-100% LOLIM
80% = 9.043 rpmINTERN_[nx]1s
<
+
X
94.19556%ParamGrp_NX Y
0..12 rpmUAC326-1_i-pi/nxX*Y
INTERN_REVERSE SELX1X0
o X180% = 9.043 rpmINTERN_nx
Parameter Block 10
nx in : 10V = 100% = 5.0Hz
nx out : 8V = 80% = 5.727Hz = ng = 9.043 rpm
=> Adaption = (80% / 5.727 Hz) * 5.0 Hz = 69.8445%
60%-n : 4.8V = 4.295Hz = 6.782rpm
T0/TI : 0.25s = 2%
T0/TI : 1.0 s = 0.5% (1s filter for the voltage integration)
INPUT CROSSREFERENCE:
INTERN_REL-ZPR Source: INT2\S04:INTEG1
Sink : INT1\S12:PHASE-SHIFT1 INT2\S23:EXCITAT-1 INT2\S13:NX INT2\S09:INTEG6 INT2\S07:INTEG4
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
INTERN_[psix] Source: INT2\S10:INTEG7
Sink : BACKGND\S06:SELECT-IND INT1\S26:RECORDING INT2\S23:EXCITAT-1 INT2\S20:ANTIVOLT INT2\S13:NX INT2\S10:INTEG7
INTERN_d-psi-alfa/dt Source: INT2\S11:DETECTN1
Sink : INT2\S13:NX
INTERN_d-psi-beta/dt Source: INT2\S12:DETECTN2
Sink : INT2\S13:NX
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S13:NXnx , [nx] GENERATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S013 1
F01/K01
A 4 E 85
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT2\S13:NX INT2\S08:INTEG5
ParamGrp_Change-Over-Par Source: ?
Sink : INT2\S13:NX
ParamGrp_NX Source: ?
Sink : INT2\S13:NX
ParamGrp_nx-manipulation Source: ?
Sink : INT2\S13:NX
ParamGrp_nx-manipulation1 Source: ?
Sink : INT2\S13:NX
OUTPUT CROSSREFERENCE:
INTERN_60%-n Source: INT2\S13:NX
Sink : INT3\S17:MILL-ON,WR INT2\S15:NX-LIMITS INT2\S14:START-PARS
INTERN_[nx] Source: INT2\S13:NX
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4 INT2\S15:NX-LIMITS INT2\S26:EXCITAT-4 INT2\S13:NX INT2\
INT2\S04:INTEG1
INTERN_[nx]1s Source: INT2\S13:NX
Sink : INT2\S13:NX INT2\S04:INTEG1
INTERN_nx Source: INT2\S13:NX
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIF
INT2\S20:ANTIVOLT INT2\S18:CONTROL-N
UAC326-1_i-pi/nx Source: INT2\S13:NX
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S13:NXnx , [nx] GENERATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S013 2
F01/K01
A 4 E 86
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SWI
%
15
SWI
%
14
SWI
%
13
SWI
%
12
SWI
%
11
SWIF
K
10
SWIF
K
9
SWI
%
8
SWI
%
7
MS
S
6
SWI
%
5
SWI
%
4
SWI
%
3
SWI
%
2
S
50Sp_ y
50SParamGrp_nw-delay2 X1 INTERN_nw-delay
SELX1
1.3 rpm 11.49902%ParamGrp_nw-Anfahren X0
INTERN_CREEPING SELX1
1.3 rpm 11.49902%ParamGrp_Anfahren-Inching X0
0.4 rpm 3.54004%ParamGrp_Anfahren-Creep X1 X1 INTERN_nw-Anfahren
SELX1
INTERN_INCHING SELX1
3.0 rpm 26.53809%ParamGrp_nw-min X0
1.3 rpm 11.49902%ParamGrp_nw-inching X1 X0
0.3 rpm 2.65503%ParamGrp_nw-creeping X1 INTERN_nw-min
SELX1INTERN_START /
15SParamGrp_start-dly-start T
/T\ SELX1
0.00610%ParamGrp_nw-ramptime X0
0.01221%ParamGrp_start-dly3 X1 X0
0.01831%ParamGrp_ramp-inch-creep X1 INTERN_nw-ramp
INTERN_60%-n SELX1
SELX1
4.505859KParamGrp_CONT-N:kp-start X0
5.505859KParamGrp_kp-n-INCH-CREEP X1 X0
3.000000KParamGrp_CONT-N:kp-runn X1 INTERN_Kp-n
SELX1
INTERN_REVERSE SELX1
INTERN_Nw-Int-Limit X0X1 X0
3.0 rpm 26.53809%ParamGrp_nw-uplim-incCre X1 INTERN_nw-uplim
SELX1
SELX1
11 rpm 97.32056%ParamGrp_overspeed-forwar X0
11 rpm 97.32056%ParamGrp_overspeed-revers X1 X0
3 rpm 26.53809%ParamGrp_overspeed-incCre X1 INTERN_overspeed-tr
INTERN_SW-Torque-Limit SELX1
104.00391%ParamGrp_Iw-Max-Start-Lim X0
84.00879%ParamGrp_Iw-Max-Run-Lim X1 INTERN_I-LIM-CONTR-N
�����������������
Nx Normal Mode���������������������������������������
[rpm] �����������������
�����������������
��������������������������
�����������������
Nx�������������������������������������������������������������
2.0 + ................. Min Speed
.��������������������������������������������
.�������������������������������������������
.������������������������������������������
1.3 + ..................... Inching Speed
.��������������������
.�������������������
___ ___________________ __________________________�������������������������������������������������������������������
2 45 Time [s]
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S14:START-PARSParameter Setting
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S014 1
F01/K01
A 4 E 87
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Inching Mode : 1.3 rpm.
Creeping Mode : 0.3 rpm.
Over speed limit:
Normal Mode (F/R) : 11.0 rpm.
Inc/Cre Mode(F/R) : 3.0 rpm.
Torque limit:
Starting : 105 % (105% / 80% = 130% of norminal)
Running : 85 % (85% / 80% = 106% of norminal)
INPUT CROSSREFERENCE:
INTERN_60%-n Source: INT2\S13:NX
Sink : INT3\S17:MILL-ON,WR INT2\S15:NX-LIMITS INT2\S14:START-PARS
INTERN_CREEPING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3 INT3\S12:PRIOSEL-4
INT2\S14:START-PARS INT2\S23:EXCITAT-1 INT2\S17:NW2
INTERN_INCH-OR-CREEP Source: INT3\S12:PRIOSEL-4
Sink : INT3\S18:BRAKE-HORN INT3\S12:PRIOSEL-4 INT2\S14:START-PARS
INTERN_INCHING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INT3\S12:PRIOSEL-4 INT2\S14:START-PARS INT2\S32:ANGLECAPTUR
INTERN_Nw-Int-Limit Source: INT2\S16:NW1
Sink : INT2\S14:START-PARS INT2\S16:NW1
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
INTERN_START Source: INT3\S16:START/STOP
Sink : INT3\S17:MILL-ON,WR INT2\S14:START-PARS INT2\S16:NW1
INTERN_SW-Torque-Limit Source: INT1\S04:DETECT-I>
Sink : INT1\S04:DETECT-I> INT2\S14:START-PARS
ParamGrp_Anfahren-Creep Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_Anfahren-Inching Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_CONT-N:kp-runn Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_CONT-N:kp-start Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_Iw-Max-Run-Lim Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_Iw-Max-Start-Lim Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_kp-n-INCH-CREEP Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_nw-Anfahren Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_nw-creeping Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_nw-delay Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_nw-delay2 Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_nw-inching Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_nw-min Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_nw-ramptime Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_nw-uplim-incCre Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_overspeed-forwar Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_overspeed-incCre Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_overspeed-revers Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_ramp-inch-creep Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_start-dly-start Source: ?
Sink : INT2\S14:START-PARS
ParamGrp_start-dly3 Source: ?
Sink : INT2\S14:START-PARS
OUTPUT CROSSREFERENCE:
INTERN_I-LIM-CONTR-N Source: INT2\S14:START-PARS
Sink : INT2\S18:CONTROL-N
INTERN_Kp-n Source: INT2\S14:START-PARS
Sink : INT2\S18:CONTROL-N
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S14:START-PARSParameter Setting
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S014 2
F01/K01
A 4 E 88
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT2\S16:NW1
INTERN_nw-min Source: INT2\S14:START-PARS
Sink : INT2\S16:NW1
INTERN_nw-ramp Source: INT2\S14:START-PARS
Sink : INT2\S17:NW2
INTERN_nw-uplim Source: INT2\S14:START-PARS
Sink : INT2\S17:NW2
INTERN_overspeed-trip Source: INT2\S14:START-PARS
Sink : INT1\S11:FAULT-EVENT4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S14:START-PARSParameter Setting
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S014 3
F01/K01
A 4 E 89
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
OND31
THRUL30
ABS%
29
&
B
28
OND
S
27 COMPW26
TRAN%
25
TRAN%
24
SWI
%
23
RSFF22
MS
MS
21 >=1
B
20
THRLL
%
19
>=1
B
18
CNT17
MS
MS
16
THRUL
%
15
CNT14
MS
MS
13
THRUL
%
12
>=1
B
11
MS
MS
10
RSFF 9
OND
S
8
MIN
%
7
FCTL
%
6
FCTL
%
5%
SWI
%
3 OND
S
2
THRUL
%
1
84.99756%p_
8.0 rpm 70.77026%ParamGrp_Nw-Min-Unet85% Y1
95.00122%ParamGrp_Unet-Limit-95% X2
8.5 rpm 75.19531%ParamGrp_Nw-Min-Unet95% Y2
96.00220%ParamGrp_Unet-Limit-96% X3
X 96% UPLIM
0.5% HYS>=LIM /
3s TT/ SELX1
X0
9.776 rpm 86.48682%ParamGrp_Nw-Max-Lim X1 Y3
110% X4Y4
Y X1 <<1
INTERN_+delta-psi-T o X 0% X1
9.776 rpm 86.48682%ParamGrp_+Delta-psi-Lim1 Y1
14% X2
9.776 rpm 86.48682%ParamGrp_+Delta-psi-Lim2 Y2
15% X3
9.043 rpm 79.99878%ParamGrp_+Delta-psi-Lim3 Y3
20% X4
8.500 rpm 75.19531%ParamGrp_+Delta-psi-Lim4 Y4
25% X5
8.000 rpm 70.77026%ParamGrp_+Delta-psi-Lim5 Y5
Y X2
<<2
X 0% X1
Y1 10% X2
Y2 12% X3
Y3 14% X4
Y4 16% X5
Y5Y X3
<<3MIN
o /
3600SParamGrp_Counter-Reset T
T/ So R
<
Q
INTERN_-WRc-CONTROL o
/ 50ms T
/T\
o X 15% UPLIM
0.5% HYS>=LIM /
50ms T/T\ CLK/
R
0005HParamGrp_Delta-psi-count N#
>=N
X 11% UPLIM
0.5% HYS>=LIM /
50ms T/T\ CLK/
RN#
>=N SINTERN_REM-nw-adapt X
8.0 rpm 70.77026%ParamGrp_Speed-Reset LOLIM
0.5% HYS<=LIM
o / 50ms T
/T\ RINTERN_Nw-Limit-8-rp
<
Q
SELX1
X0X1
Speed LimitINTERN_NW-Uplim-Forw
X
80% = 9.043 rpmINTERN_[nx] Y
X=YX>Y /
2SParamGrp_Delay-Speed-Diff T
T/
INTERN_60%-n
INTERN_W/Unet<95% INTERN_SpeedLim-Une
INTERN_+iw X
80.99976%INTERN_Torque-Lim-Alarm UPLIM
0.5% HYS>=LIM /
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S15:NX-LIMITSSpeed Reference Limit
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S015 1
F01/K01
A 4 E 90
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of a
pat
ent a
nd r
egis
trat
ion
of a
noth
er in
dust
rial r
ight
. Mca
tion,
in p
artic
ular
rep
rodu
ctio
n or
han
dlin
g ov
er to
thi
is p
rohi
bite
d; it
is c
ivill
y an
d cr
imin
ally
act
iona
ble.
Block no.29 : Torque Overload Limit
INPUT CROSSREFERENCE:
INTERN_+delta-psi-T Source: INT1\S24:TRAPEZ
Sink : BACKGND\S06:SELECT-IND INT1\S24:TRAPEZ INT2\S15:NX-LIMITS
INTERN_+iw Source: INT2\S19:ROCK-STOP
Sink : INT2\S15:NX-LIMITS INT1\S26:RECORDING INT2\S33:FROZENCHARGE INT2\S22:COSPHI2
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
INTERN_60%-n Source: INT2\S13:NX
Sink : INT3\S17:MILL-ON,WR INT2\S15:NX-LIMITS INT2\S14:START-PARS
INTERN_Min-Phase-Volt Source: INT0\S07:FILTER5
Sink : INT2\S15:NX-LIMITS
INTERN_REM-nw-adapt Source: INT3-MODBUS\S09:SETPOINTS
Sink : INT3-MODBUS\S09:SETPOINTS INT2\S15:NX-LIMITS INT2\S17:NW2
INTERN_Torque-Lim-Alarm Source: ?
Sink : INT2\S15:NX-LIMITS
INTERN_W/Unet<95% Source: INT0\S07:FILTER5
Sink : INT3\S06:WARN-EVENT7 INT2\S15:NX-LIMITS
INTERN_[nx] Source: INT2\S13:NX
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4 INT2\S15:NX-LIMITS INT2\S26:EXCITAT-4 INT2\S13:NX INT2\
INT2\S04:INTEG1
ParamGrp_+Delta-psi-Lim1 Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_+Delta-psi-Lim2 Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_+Delta-psi-Lim3 Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_+Delta-psi-Lim4 Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_+Delta-psi-Lim5 Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Counter-Reset Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Delay-Speed-Diff Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Delta-psi-count Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Load-Limit-Delay Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Nw-Max-Lim Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Nw-Min-Unet85% Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Nw-Min-Unet95% Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Speed-Reset Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Unet-Limit-85% Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Unet-Limit-95% Source: ?
Sink : INT2\S15:NX-LIMITS
ParamGrp_Unet-Limit-96% Source: ?
Sink : INT2\S15:NX-LIMITS
OUTPUT CROSSREFERENCE:
INTERN_NW-Uplim-Forward Source: INT2\S15:NX-LIMITS
Sink : INT2\S16:NW1
INTERN_Nw-Limit-8-rpm Source: INT2\S15:NX-LIMITS
Sink : PANEL-AFC094\S03:PANEL-OUT INT3-MODBUS\S03:STATUS-1 INT2\S15:NX-LIMITS
INTERN_SpeedLim-Unet<95 Source: INT2\S15:NX-LIMITS
Sink : PANEL-AFC094\S03:PANEL-OUT
INTERN_Torque-Limit Source: INT2\S15:NX-LIMITS
Sink : PANEL-AFC094\S03:PANEL-OUT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S15:NX-LIMITSSpeed Reference Limit
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S015 2
F01/K01
A 4 E 91
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INT-I17 ADD
%
16
ADD
%
15
SWI
%
14
SWI
%
13
&
B
12
&
B
11
SWI
%
10
SWI
%
9 >=1
B
8
OND
S
7 &
B
6
MS
S
5 &
B
4%
SWI
%
2
S
INTERN_START /
INTERN_nw-delay TT/ SELX1
INTERN_nw-Anfahren X0
INTERN_nw-min X1 X0 0% X1 INTERN_nw-I/lowlimi
INTERN_CENTRAL-SEL o / 20S T
/T\
INTERN_SLOWERSELX1
0% X0 -80% X1 +1
INTERN_FASTER SELX1 0% X0
80% X1 +2INTERN_-WR
oINTERN_nw>REF o
/
20SParamGrp_nw-delay1 T
T/ SELX1 0% X0
80% X1 +3
SELX1 0% X0
-80% X1 +4 INTERN_nw-I/+
Speed LimitINTERN_NW-Uplim-Forward +1
o +2 + 0% IC 0B SIC
0.50049%ParamGrp_Nw-Integration T0/TI
100.00000%ParamGrp_Nw-Int-Max-Lim UPLIM
0.00000%ParamGrp_Nw-Int-Min-Lim LOLIM
INTERN_Nw-Int-Limit
<
+
INPUT CROSSREFERENCE:
INTERN_-WR Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70 INT1\S15:BRDGE-COMMUT INT1\S07:SUMMARY-F/W INT3\S24:NW-REM-AD,PM INT2\S18:CONTROL-N INT2\S17:NW2
INT2\S16:NW1
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_FASTER Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1 INT3\S19:INCH-ANGLE INT2\S16:NW1
INTERN_NW-Uplim-Forward Source: INT2\S15:NX-LIMITS
Sink : INT2\S16:NW1
INTERN_SLOWER Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1 INT3\S19:INCH-ANGLE INT2\S16:NW1
INTERN_START Source: INT3\S16:START/STOP
Sink : INT3\S17:MILL-ON,WR INT2\S14:START-PARS INT2\S16:NW1
INTERN_STOP Source: INT3\S16:START/STOP
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S17:MILL-ON,WR INT2\S19:ROCK-STOP INT2\S16:NW1
INTERN_nw-Anfahren Source: INT2\S14:START-PARS
Sink : INT2\S16:NW1
INTERN_nw-delay Source: INT2\S14:START-PARS
Sink : INT2\S16:NW1
INTERN_nw-min Source: INT2\S14:START-PARS
Sink : INT2\S16:NW1
INTERN_nw>REF Source: INT2\S17:NW2
Sink : INT2\S16:NW1
ParamGrp_Nw-Int-Max-Lim Source: ?
Sink : INT2\S16:NW1
ParamGrp_Nw-Int-Min-Lim Source: ?
Sink : INT2\S16:NW1
ParamGrp_Nw-Integration Source: ?
Sink : INT2\S16:NW1
ParamGrp_nw-delay1 Source: ?
Sink : INT2\S16:NW1
OUTPUT CROSSREFERENCE:
INTERN_Nw-Int-Limit Source: INT2\S16:NW1
Sink : INT2\S14:START-PARS INT2\S16:NW1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S16:NW1SPEED REFERENCE LIMITATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S016 1
F01/K01
A 4 E 92
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT2\S17:NW2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S16:NW1SPEED REFERENCE LIMITATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S016 2
F01/K01
A 4 E 93
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SWI
%
7
INT-I 6
SWI
%
5
ADD
%
4
%
SWI
%
2
_
INTERN_-WR o SIC
INTERN_nw-ramp T0/TI
INTERN_nw-uplim UPLIMLOLIM
+ X1
INTERN_CENTRAL-SEL SELX1 80% X0
INTERN_REM-nw-adapt X1 X2
INTERN_nw>REF<<2
INTERN_REVERSE SELX1
+1o +2 +
0% ICINTERN_WR-DELAYED SIC
INTERN_CREEPING SELX1
0.10376%ParamGrp_StartRamp X0
0.50049%ParamGrp_StartRampCreep X1 T0/TI
UPLIM 0% LOLIM
<
+ X0o X1 INTERN_/nw/
INPUT CROSSREFERENCE:
INTERN_-WR Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70 INT1\S15:BRDGE-COMMUT INT1\S07:SUMMARY-F/W INT3\S24:NW-REM-AD,PM INT2\S18:CONTROL-N INT2\S17:NW2
INT2\S16:NW1
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_CREEPING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3 INT3\S12:PRIOSEL-4
INT2\S14:START-PARS INT2\S23:EXCITAT-1 INT2\S17:NW2
INTERN_REM-nw-adapt Source: INT3-MODBUS\S09:SETPOINTS
Sink : INT3-MODBUS\S09:SETPOINTS INT2\S15:NX-LIMITS INT2\S17:NW2
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
INTERN_WR-DELAYED Source: INT2\S18:CONTROL-N
Sink : INT2\S18:CONTROL-N INT2\S17:NW2
INTERN_nw-I/+ Source: INT2\S16:NW1
Sink : INT2\S17:NW2
INTERN_nw-I/lowlimit Source: INT2\S16:NW1
Sink : INT2\S17:NW2
INTERN_nw-ramp Source: INT2\S14:START-PARS
Sink : INT2\S17:NW2
INTERN_nw-uplim Source: INT2\S14:START-PARS
Sink : INT2\S17:NW2
ParamGrp_StartRamp Source: ?
Sink : INT2\S17:NW2
ParamGrp_StartRampCreep Source: ?
Sink : INT2\S17:NW2
OUTPUT CROSSREFERENCE:
INTERN_/nw/ Source: INT2\S17:NW2
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT2\S21:PSIW INT2\S18:CONTROL-N
INTERN_nw>REF Source: INT2\S17:NW2
Sink : INT2\S16:NW1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S17:NW2CREATION OF nw>REF ; /nw/
Johannes Gonser
ATBDE / J.Gonser
05-11-25
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S017
F01/K01
A 4 E 94
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SWI
%
5
PI-R1 4
SWI
%
3
SWI
%
2
MS_
SELX1
0% N 0K KN
INTERN_/nw/ W
80% = 9.043 rpmINTERN_nx -X
INTERN_Kp-n KP 0% K(%) 0% IC
SIC
0.50049%ParamGrp_CONT-N:integ T0/TN
INTERN_REVERSE SELX1
INTERN_I-LIM-CONTR-N X0
4.99878%ParamGrp_+iw-min o X1 UPLIM
o SELX1o X0
X1 LOLIM
YLIM X0 0% X1 INTERN_+iw-RSY
<>LIM
KP : 6 (nx < 60%-n)
3 (nx > 60%-n)
T0/TN : 0.500% = 1.0s
UPLIM/LOLIM : 104% = 1.3 x 80% (Mn)
REM : START -> UPLIM = 104%
LOLIM = 6%
INCH-START -> FORW: UPLIM = 104%
LOLIM = 0%
REV : UPLIM = 0%
LOLIM = -104%
INPUT CROSSREFERENCE:
INTERN_-WR Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70 INT1\S15:BRDGE-COMMUT INT1\S07:SUMMARY-F/W INT3\S24:NW-REM-AD,PM INT2\S18:CONTROL-N INT2\S17:NW2
INT2\S16:NW1
INTERN_/nw/ Source: INT2\S17:NW2
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT2\S21:PSIW INT2\S18:CONTROL-N
INTERN_I-LIM-CONTR-N Source: INT2\S14:START-PARS
Sink : INT2\S18:CONTROL-N
INTERN_Kp-n Source: INT2\S14:START-PARS
Sink : INT2\S18:CONTROL-N
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
INTERN_nx Source: INT2\S13:NX
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIF
INT2\S20:ANTIVOLT INT2\S18:CONTROL-N
ParamGrp_+iw-min Source: ?
Sink : INT2\S18:CONTROL-N
ParamGrp_CONT-N:integ Source: ?
Sink : INT2\S18:CONTROL-N
OUTPUT CROSSREFERENCE:
INTERN_+iw-RS Source: INT2\S18:CONTROL-N
Sink : INT2\S19:ROCK-STOP
INTERN_WR-DELAYED Source: INT2\S18:CONTROL-N
Sink : INT2\S18:CONTROL-N INT2\S17:NW2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S18:CONTROL-NSPEED CONTROLLER: CREATION OF +iw-RS
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S018
F01/K01
A 4 E 95
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
%
INT-I 4
SWI
%
3
SWI
%
2
ADD
%
1_
0% +1o +2 +
ICo SIC
0.12207%ParamGrp_RS:TI-BREMS T0/TI
INTERN_REVERSE SELX1 104% X0
7.00073%ParamGrp_RS:+iwmin o X1 UPLIM
SELX1X0
-104% X1 LOLIM
<
+ X1 INTERN_+iw
LIMITATION OF +iw
ramp time and +iwmin are adjustable with parameters
c1 = 1.3 x 80% = 104 %
INPUT CROSSREFERENCE:
INTERN_+iw-RS Source: INT2\S18:CONTROL-N
Sink : INT2\S19:ROCK-STOP
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
INTERN_STOP Source: INT3\S16:START/STOP
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S17:MILL-ON,WR INT2\S19:ROCK-STOP INT2\S16:NW1
ParamGrp_RS:+iwmin Source: ?
Sink : INT2\S19:ROCK-STOP
ParamGrp_RS:TI-BREMS Source: ?
Sink : INT2\S19:ROCK-STOP
OUTPUT CROSSREFERENCE:
INTERN_+iw Source: INT2\S19:ROCK-STOP
Sink : INT2\S15:NX-LIMITS INT1\S26:RECORDING INT2\S33:FROZENCHARGE INT2\S22:COSPHI2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S19:ROCK-STOPS19:ROCKING-STOPPING-SEQUENCE
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S019
F01/K01
A 4 E 96
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
ADD
%
9MULT
%
8
ADD
%
7MULT
%
6%
MULT
%
4
TRAN%
3
%80% = 9.043 rpm
_X*Y Q
INTERN_sin{e1+D-phi1+2} SIN
INTERN_cos{e1+D-phi1+2} COS
BETA
1.016% X
INTERN_/ixR1/* YX*Y +2 INTERN_u-aR*
+1XINTERN_/ixS1/* Y
X*Y +2 INTERN_u-aS*
+1XINTERN_/ixT1/* Y
X*Y +2 INTERN_u-aT*
ra= 0.0127 ohm
ra= 1.27%
=> BLOCK3: 1.27% x 0.8 = 1.016%
INPUT CROSSREFERENCE:
INTERN_/ixR1/* Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S19:PHASHIF4 INT2\S20:ANTIVOLT
INTERN_/ixS1/* Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S19:PHASHIF4 INT2\S20:ANTIVOLT
INTERN_/ixT1/* Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S19:PHASHIF4 INT2\S20:ANTIVOLT
INTERN_[psix] Source: INT2\S10:INTEG7
Sink : BACKGND\S06:SELECT-IND INT1\S26:RECORDING INT2\S23:EXCITAT-1 INT2\S20:ANTIVOLT INT2\S13:NX INT2\S10:INTEG7
INTERN_cos{e1+D-phi1+2} Source: INT1\S13:PHASE-SHIFT2
Sink : INT2\S22:COSPHI2 INT2\S20:ANTIVOLT
INTERN_nx Source: INT2\S13:NX
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIF
INT2\S20:ANTIVOLT INT2\S18:CONTROL-N
INTERN_sin{e1+D-phi1+2} Source: INT1\S13:PHASE-SHIFT2
Sink : INT2\S22:COSPHI2 INT2\S20:ANTIVOLT
OUTPUT CROSSREFERENCE:
INTERN_u-aR* Source: INT2\S20:ANTIVOLT
Sink : INT1\S16:CONTROL-R
INTERN_u-aS* Source: INT2\S20:ANTIVOLT
Sink : INT1\S17:CONTROL-S
INTERN_u-aT* Source: INT2\S20:ANTIVOLT
Sink : INT1\S18:CONTROL-T
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S20:ANTIVOLTANTICIPATORY VOLTAGE PHASE R,S,T
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S020
F01/K01
A 4 E 97
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
%
80% X2
79.99878%ParamGrp_psiw-y2 Y2
82.00% X3
78.03955%ParamGrp_psiw-y3 Y3
84.00% X4
76.19019%ParamGrp_psiw-y4 Y4
86.485% X5
73.99902%ParamGrp_psiw-y5 Y5
INTERN_+psiwY
/nw/ : 9.043 rpm = 80 %
/nw/max: 9.776 rpm = 86.4845 %
Ieg(at 9.043 rpm) = 530 A = 80 %
Ie(at 9.776 rpm) = 470 A = 70.943 %
psiw x nx = constant = 64%
/nw/ : USUALLY /nx/ SHOULD BE USED, BUT DUE TO
THE BETTER (MORE LINEAR) SIGNAL /nw/ IS
USED!
INPUT CROSSREFERENCE:
INTERN_/nw/ Source: INT2\S17:NW2
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT2\S21:PSIW INT2\S18:CONTROL-N
ParamGrp_psiw-y2 Source: ?
Sink : INT2\S21:PSIW
ParamGrp_psiw-y3 Source: ?
Sink : INT2\S21:PSIW
ParamGrp_psiw-y4 Source: ?
Sink : INT2\S21:PSIW
ParamGrp_psiw-y5 Source: ?
Sink : INT2\S21:PSIW
OUTPUT CROSSREFERENCE:
INTERN_+psiw Source: INT2\S21:PSIW
Sink : BACKGND\S06:SELECT-IND INT1\S24:TRAPEZ INT2\S23:EXCITAT-1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S21:PSIWCREATION OF +psiw
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S021
F01/K01
A 4 E 98
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
IWT*10
IWS* 9
IWR* 8
DQRST 7
ADD
%
6MULT
%
5
DQRST 4
%
MULT
%
2_
0.00000%ParamGrp_COSPHI2-iw**-phi X
YX*Y +2 D
QINTERN_sin{e1+D-phi1+2} SIN
INTERN_cos{e1+D-phi1+2} COS
INTERN_iwR**R
INTERN_iwS**S
INTERN_iwT**TBETA
+1X
0.00000%ParamGrp_COSPHI2-iw*-phi Y
X*Y +2 D
QINTERN_sin{e1+DELTphi1} SIN
INTERN_cos{e1+DELTphi1} COS
R R INTERN_iwR*TRANW
INTERN_MSB-iwR*MSB.15
S S INTERN_iwS*TRANW
INTERN_MSB-iwS*MSB.15
T T INTERN_iwT*TRANW
INTERN_MSB-iwT*MSB.15BETA
PARAMETER FOR ADJUST PHASESHIFTING BETWEEN
CURRENT REFERENCE AND ACTUAL VALUE
INPUT CROSSREFERENCE:
INTERN_+idw Source: INT2\S23:EXCITAT-1
Sink : INT2\S22:COSPHI2
INTERN_+iw Source: INT2\S19:ROCK-STOP
Sink : INT2\S15:NX-LIMITS INT1\S26:RECORDING INT2\S33:FROZENCHARGE INT2\S22:COSPHI2
INTERN_cos{e1+D-phi1+2} Source: INT1\S13:PHASE-SHIFT2
Sink : INT2\S22:COSPHI2 INT2\S20:ANTIVOLT
INTERN_cos{e1+DELTphi1} Source: INT1\S12:PHASE-SHIFT1
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT2\S22:COSPHI2
INTERN_sin{e1+D-phi1+2} Source: INT1\S13:PHASE-SHIFT2
Sink : INT2\S22:COSPHI2 INT2\S20:ANTIVOLT
INTERN_sin{e1+DELTphi1} Source: INT1\S12:PHASE-SHIFT1
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT2\S22:COSPHI2
ParamGrp_COSPHI2-iw**-phi Source: ?
Sink : INT2\S22:COSPHI2
ParamGrp_COSPHI2-iw*-phi Source: ?
Sink : INT2\S22:COSPHI2
OUTPUT CROSSREFERENCE:
INTERN_++iw Source: INT2\S22:COSPHI2
Sink : BACKGND\S06:SELECT-IND INT2\S23:EXCITAT-1 INT2\S22:COSPHI2
INTERN_MSB-iwR* Source: INT2\S22:COSPHI2
Sink : INT1\S15:BRDGE-COMMUT
INTERN_MSB-iwS* Source: INT2\S22:COSPHI2
Sink : INT1\S15:BRDGE-COMMUT
INTERN_MSB-iwT* Source: INT2\S22:COSPHI2
Sink : INT1\S15:BRDGE-COMMUT
INTERN_iwR* Source: INT2\S22:COSPHI2
Sink : ?
INTERN_iwR** Source: INT2\S22:COSPHI2
Sink : INT1\S26:RECORDING INT1\S16:CONTROL-R
INTERN_iwS* Source: INT2\S22:COSPHI2
Sink : ?
INTERN_iwS** Source: INT2\S22:COSPHI2
Sink : INT1\S17:CONTROL-S
INTERN_iwT* Source: INT2\S22:COSPHI2
Sink : ?
INTERN_iwT** Source: INT2\S22:COSPHI2
Sink : INT1\S18:CONTROL-T
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S22:COSPHI2CREATION OF iw.** ; MSB-iw.*
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S022
F01/K01
A 4 E 99
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SWI
%
22
ADD
%
21
INT-I20ADMLT
19
SWI
%
18
ADD
%
17
INT-I16
SWI
%
15
ADMLT14
SWI
K
13
SWI
K
12
INT-I11
SWI
%
10
ADD
%
9
MULT
%
8
SQRT%
7
ADD
%
6
MULT
%
5
SWI
%
4
MULT
%
3
%
%_
INTERN_SW-Change-over-1 SELX1
INTERN_ixd X0
0.00000%ParamGrp_Idw X1 X
YX*Y +1
SELX1INTERN_ixq X0
INTERN_++iw X1 XY
X*Y +2 X 125% Y
INTERN_IX*Y
INTERN_REL-ZPR SELX1 0% X0
INTERN_[psix] +1o +2 +
0% IC 0B SIC
SELX1 0.25% X0
10% X1 T0/TI 100% UPLIM
0% LOLIM
<
+
SELX1
0.187500KParamGrp_ifw-1:kp-faktor X0
INTERN_CREEPING SELX1
0.500000KParamGrp_ifw:kp-faktorNor X0
0.500000KParamGrp_ifw:kp-faktorCre X1 X1 K
+1o +2 +
0% ICo SIC
SELX1
0.50049%ParamGrp_ifw:I-faktorNor X0
0.50049%ParamGrp_ifw:I-faktorCre X1 T0/TI
100% UPLIM -100% LOLIM
+ +1
+2 X1 INTERN_+idw
SELX1X0
0.500000KParamGrp_ifw-2:kp-faktor K
+1 + 0% IC
o SIC
0.04883%ParamGrp_ifw-2:I-faktor T0/TI
200% UPLIM -200% LOLIM
+ +1
+2 X1 INTERN_delta-ifw
i : 100% = 2450A (rms) => 3465A peak
phi : 100% = phi nominal
psiwn : 80% = 8V
Filter for psi x:
BLOCK10: 50ms = 10% (ACC.TO Cyclo Improvements)
PI Controller(1):
BLOCK14: kp = 1; Tn = 1000 ms T0/TI = 0.5%
PI Controller(2):
BLOCK18: kp = 1; Tn = 10 s T0/TI = 0.05%
INPUT CROSSREFERENCE:
INTERN_++iw Source: INT2\S22:COSPHI2
Sink : BACKGND\S06:SELECT-IND INT2\S23:EXCITAT-1 INT2\S22:COSPHI2
INTERN_+psiw Source: INT2\S21:PSIW
Sink : BACKGND\S06:SELECT-IND INT1\S24:TRAPEZ INT2\S23:EXCITAT-1
INTERN_CREEPING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3 INT3\S12:PRIOSEL-4
INT2\S14:START-PARS INT2\S23:EXCITAT-1 INT2\S17:NW2
INTERN_REL-ZPR Source: INT2\S04:INTEG1
Sink : INT1\S12:PHASE-SHIFT1 INT2\S23:EXCITAT-1 INT2\S13:NX INT2\S09:INTEG6 INT2\S07:INTEG4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S23:EXCITAT-1GENERATION OF phi AND i , delta ifw
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S023 1
F01/K01
A 4 E 100
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INTERN_[psix] Source: INT2\S10:INTEG7
Sink : BACKGND\S06:SELECT-IND INT1\S26:RECORDING INT2\S23:EXCITAT-1 INT2\S20:ANTIVOLT INT2\S13:NX INT2\S10:INTEG7
INTERN_ixd Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S14:PHASE-SHIFT3 INT2\S23:EXCITAT-1
INTERN_ixq Source: INT1\S14:PHASE-SHIFT3
Sink : INT1\S14:PHASE-SHIFT3 INT2\S23:EXCITAT-1
ParamGrp_Idw Source: ?
Sink : INT2\S23:EXCITAT-1
ParamGrp_ifw-1:kp-faktor Source: ?
Sink : INT2\S23:EXCITAT-1
ParamGrp_ifw-2:I-faktor Source: ?
Sink : INT2\S23:EXCITAT-1
ParamGrp_ifw-2:kp-faktor Source: ?
Sink : INT2\S23:EXCITAT-1
ParamGrp_ifw:I-faktorCre Source: ?
Sink : INT2\S23:EXCITAT-1
ParamGrp_ifw:I-faktorNor Source: ?
Sink : INT2\S23:EXCITAT-1
ParamGrp_ifw:kp-faktorCre Source: ?
Sink : INT2\S23:EXCITAT-1
ParamGrp_ifw:kp-faktorNor Source: ?
Sink : INT2\S23:EXCITAT-1
OUTPUT CROSSREFERENCE:
INTERN_+idw Source: INT2\S23:EXCITAT-1
Sink : INT2\S22:COSPHI2
INTERN_I Source: INT2\S23:EXCITAT-1
Sink : INT2\S24:EXCITAT-2
INTERN_PHI Source: INT2\S23:EXCITAT-1
Sink : INT2\S25:EXCITAT-3 INT2\S24:EXCITAT-2
INTERN_delta-ifw Source: INT2\S23:EXCITAT-1
Sink : INT2\S25:EXCITAT-3
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S23:EXCITAT-1GENERATION OF phi AND i , delta ifw
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S023 2
F01/K01
A 4 E 101
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MULT
%
12
MULT
%
11
ADD
%
10
MULT
%
9
MULT
%
8
DIV
%
7
SQRT%
6 ADD
%
5MULT
%
4
ADD
%
3
%
%
_X/Y X
58.1% YX*Y +1 24.3%o +2 X
XY
X*Y +1 94.1% +2 Y
X/Y
X 58.1% Y
X*Y
X 71.6% Y
X*Y XY
INTERN_GAWX*Y
XY
<
X*Y+1o +2
INTERN_Ed/PHI
FUP-BLOCK2 : Esigma + Eq = 0.142 + 0.439 = 0.581 => 58.1%
FUP-BLOCK3 : cos(phi) = 0.97 (underexcited)
=> Iq/I = sin(phi) = 0.243 => 24.3%
FUP-BLOCK5 : (Iw/I)sqr = cos(phi)sqr = 94.1%
FUP-BLOCK8 : Eq = 58.1%
FUP-BLOCK9 : Eg = 71.6%
=> DATAS ACC. TO CALCULATION OF Alstom / Mr.RIEZINGER
INPUT CROSSREFERENCE:
INTERN_I Source: INT2\S23:EXCITAT-1
Sink : INT2\S24:EXCITAT-2
INTERN_PHI Source: INT2\S23:EXCITAT-1
Sink : INT2\S25:EXCITAT-3 INT2\S24:EXCITAT-2
OUTPUT CROSSREFERENCE:
INTERN_Ed/PHI Source: INT2\S24:EXCITAT-2
Sink : INT2\S25:EXCITAT-3
INTERN_GAW Source: INT2\S24:EXCITAT-2
Sink : INT2\S25:EXCITAT-3
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S24:EXCITAT-2GENERATION OF Ed/PHI AND GAW
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S024
F01/K01
A 4 E 102
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
ADD
%
11
MULT
%
10
MULT
%
9
MULT
%
8
MULT
%
7
FCTL
%
6
ADD
%
5MULT
%
4
ADD
%
%%
_X*Y Y
X*Y +1
INTERN_GAW +2 X 24.92% Y
X*Y +1X
13.9% YX*Y +1
+2 X 1.87% Y
X*Y +2X
67.2% X1 1.00% Y1 80.0% X2 1.66% Y2 90.0% X3 2.53% Y3
100.0% X4 4.37% Y4
110.0% X5 9.18% Y5
120.0% X6 18.36% Y6
Y X 24.92% Y
X*Y +3
INTERN_delta-ifw X
24.92065%ParamGrp_scale-delta-ifw Y
X*Y +4 INTERN_iwe
FUP-BLOCK 2 : 110% ; 1.1 x Ed (Ed=100% at 9.042 rpm)
FUP-BLOCK 7&9&10 : 24.92% ; Jf = 373.83A = 1pu ; Idt = 1500A (Nominal Exc.Converter DC - Current)
Jf/Idt= 373.83A/1500A = 0.2492 => 24.92 %
FUP-BLOCK 4 : 13.9% ; K1 = 0.139 pu ACC. TO DATA FROM
ABB Generation Mr.RIEZINGER
FUP-BLOCK 8 : 1.87% ; K2 x If/Idt x 100% = 0.075pu * 24.92% = 1.87%
K2 = 0.075pu ACC. TO DATA FROM Alstom / Mr.RIEZINGER
FUP-BLOCK 6 : ACC. TO GRAPH theta p[f(PHIp)
If = Ed + AWstst zus + GAW + phi(p) x f1 + theta p[f(phi p)
INPUT CROSSREFERENCE:
INTERN_Ed/PHI Source: INT2\S24:EXCITAT-2
Sink : INT2\S25:EXCITAT-3
INTERN_GAW Source: INT2\S24:EXCITAT-2
Sink : INT2\S25:EXCITAT-3
INTERN_PHI Source: INT2\S23:EXCITAT-1
Sink : INT2\S25:EXCITAT-3 INT2\S24:EXCITAT-2
INTERN_delta-ifw Source: INT2\S23:EXCITAT-1
Sink : INT2\S25:EXCITAT-3
ParamGrp_scale-delta-ifw Source: ?
Sink : INT2\S25:EXCITAT-3
OUTPUT CROSSREFERENCE:
INTERN_iwe Source: INT2\S25:EXCITAT-3
Sink : INT2\S26:EXCITAT-4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S25:EXCITAT-3EXCITATION REF.CURRENT CALCULATION-iwe
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S025
F01/K01
A 4 E 103
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
LIM
%
3
%%
80% = 9.043 rpmINTERN_[nx] X
0% X1
120.00122%ParamGrp_iwe-start-Y1 Y1
28.00293%ParamGrp_iwe-start-X2 X2
120.00122%ParamGrp_iwe-start-Y2 Y2
40.00244%ParamGrp_iwe-start-X3 X3
100.00000%ParamGrp_iwe-start-Y3 Y3
50.00000%ParamGrp_iwe-start-X4 X4
100.00000%ParamGrp_iwe-start-Y4 Y4
120% X5 100% Y5
Y YX*Y X
84.99756%ParamGrp_iwe-max-lim UPLIM
0% LOLIM
UAC326-1_/iweXLIM>UL<LL
INCREASE OF iwe FOR STARTUP:
iwe |
[%] |
120 +----+\
100 | \+---------------+----+
|
| ng = 9.043rpm
|
| nmax = 9.776rpm
0 +----+------+---------------+---+------> nx[rpm]
0 x x ng Nmax
[x] [x] [80] [86.484%] [%]
WILL BE ASJUSTED DURING COMMISSIONING!
Testprogram 1: Test excitation converter / load test rotor
simulate an excitation current setpoint by pressing "slower" or "faster"
at the panel board AFC094
Precondition: - Testprogram 1 selected
- auxiliaries on
- HV-circuit breaker on
- Mill drive on (release excit.converter)
INPUT CROSSREFERENCE:
INTERN_[nx] Source: INT2\S13:NX
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4 INT2\S15:NX-LIMITS INT2\S26:EXCITAT-4 INT2\S13:NX INT2\
INT2\S04:INTEG1
INTERN_iwe Source: INT2\S25:EXCITAT-3
Sink : INT2\S26:EXCITAT-4
ParamGrp_iwe-max-lim Source: ?
Sink : INT2\S26:EXCITAT-4
ParamGrp_iwe-start-X2 Source: ?
Sink : INT2\S26:EXCITAT-4
ParamGrp_iwe-start-X3 Source: ?
Sink : INT2\S26:EXCITAT-4
ParamGrp_iwe-start-X4 Source: ?
Sink : INT2\S26:EXCITAT-4
ParamGrp_iwe-start-Y1 Source: ?
Sink : INT2\S26:EXCITAT-4
ParamGrp_iwe-start-Y2 Source: ?
Sink : INT2\S26:EXCITAT-4
ParamGrp_iwe-start-Y3 Source: ?
Sink : INT2\S26:EXCITAT-4
ParamGrp_iwe-start-Y4 Source: ?
Sink : INT2\S26:EXCITAT-4
OUTPUT CROSSREFERENCE:
UAC326-1_/iwe Source: INT2\S26:EXCITAT-4
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S26:EXCITAT-4iwe-adaption
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S026
F01/K01
A 4 E 104
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MULT
%
17MULT
%
16MULT
%
15
u-eff-AV14
MULT
%
13PEEK312
ABS%
11MULT
%
10 DIV
%
9PEEK 8
MULT
%
7 DIV
%
6PEEK 5
%
% 0030HParamGrp_eff-hex N
CNTCNT=N I02
176.77002%ParamGrp_ixX-eff-scaling Y
INTERN_ixR-effX*Y
INTERN_/[ixS1]/ I01I02
O01 X 141.421% Y
X/Y XY
INTERN_ixS-effX*YINTERN_/[ixT1]/ I01
I02 O01 X 141.421% Y
X/Y XY
INTERN_ixT-effX*YINTERN_/uxMR/ I01
I02O01 X
70.70923%ParamGrp_UX-eff Y
X*Y I01 INTERN_uxM-effO01
XY
X*Y X 173.2% Y
X*Y X
93.00537%ParamGrp_Pm-adapt Y
INTERN_PmX*Y
Motor Power calculation:
Pm = Imeff x Umeff x 1.732 x cos phi x eta
Correctiopn Factor: cos(phi) * eta = 0.97 * 0.97 = 0.94 => 94 %
Imeff = îm/1.414
Umeff = ûm/1.414�������������������������������������
cos phi = 0.97
eta = 0.97
Pm 52.149% = 21000 kW
Need to be scaled during loaded mill!
INPUT CROSSREFERENCE:
INTERN_/[ixR1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_/[ixS1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_/[ixT1]/ Source: INT0\S03:FILTER1
Sink : INT1\S26:RECORDING INT2\S27:MOT-POWER INT0\S08:IX-COMMUTAT
INTERN_/uxMR/ Source: INT0\S05:FILTER3
Sink : INT2\S27:MOT-POWER INT2\S05:INTEG2
ParamGrp_Pm-adapt Source: ?
Sink : INT2\S27:MOT-POWER
ParamGrp_UX-eff Source: ?
Sink : INT2\S27:MOT-POWER
ParamGrp_eff-hex Source: ?
Sink : INT2\S27:MOT-POWER
ParamGrp_ixX-eff-scaling Source: ?
Sink : INT2\S27:MOT-POWER
OUTPUT CROSSREFERENCE:
INTERN_Pm Source: INT2\S27:MOT-POWER
Sink : INT1\S26:RECORDING INT3\S24:NW-REM-AD,PM
INTERN_ixR-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_ixS-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_ixT-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_uxM-eff Source: INT2\S27:MOT-POWER
Sink : BACKGND\S05:I-ANALOG-ADP
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S27:MOT-POWERMotor Power Calculation
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S027
F01/K01
A 4 E 105
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
THRLL
%
20
&
B
19THRLL
%
18
ADD
%
17
THRLL
%
16
&
B
15
THRLL
%
14
THRLL
%
13
ADD
%
12
&
B
11
THRLL
%
10
ADD
%
9
THRLL
%
8
&
B
7
THRLL
%
6
ADD
%
5
THRLL
%
4
&
B
3
THRLL
%
X 27.998% LOLIM
0.1% HYS<=LIM
INTERN_-WRc-CONTROL INTERN_W/AGP1
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP1<=LIMUAC326-2_s>AGP2 +1 0.00000% +2
INTERN_s>AGP2-offse
X 27.998% LOLIM
0.1% HYS<=LIM
INTERN_W/AGP2
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP2<=LIMUAC326-2_s>AGP3 +1 0.00000% +2
INTERN_s>AGP3-offse
X 27.998% LOLIM
0.1% HYS<=LIM
INTERN_W/AGP3
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP3<=LIMUAC326-2_s>AGP4 +1 0.00000% +2
INTERN_s>AGP4-offse
X 27.998% LOLIM
0.1% HYS<=LIM
INTERN_W/AGP4
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP4<=LIMUAC326-2_s>AGP5 +1 0.00000% +2
INTERN_s>AGP5-offse
X 27.998% LOLIM
0.1% HYS<=LIM INTERN_W/AGP5
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP5<=LIM
Normal Airgap : 16.0 mm = 43.999%
Airgap Warning : 12.0 mm = 27.998%
Airgap Trip : 11.0 mm = 23.998%
4..20 mA = 0 - 10 Vdc = 5 - 30 mm (Signal Converter)
WARNING AND TRIP VALUES NEED TO BE CONFIRMED DURING COMMISSIONING
INPUT CROSSREFERENCE:
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
UAC326-2_s>AGP1 Source: ?
Sink : INT3\S25:STANDSTILL-L INT2\S32:ANGLECAPTUR INT2\S28:AIR-GAP-SUP1
UAC326-2_s>AGP2 Source: ?
Sink : INT3\S25:STANDSTILL-L INT2\S32:ANGLECAPTUR INT2\S28:AIR-GAP-SUP1
UAC326-2_s>AGP3 Source: ?
Sink : INT3\S25:STANDSTILL-L INT2\S32:ANGLECAPTUR INT2\S28:AIR-GAP-SUP1
UAC326-2_s>AGP4 Source: ?
Sink : INT2\S28:AIR-GAP-SUP1
UAC326-2_s>AGP5 Source: ?
Sink : INT2\S28:AIR-GAP-SUP1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S28:AIR-GAP-SUP1Air gap detection Capacitive
Johannes Gonser
ATBDE / J.Gonser
07-03-07
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S028 1
F01/K01
A 4 E 106
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP2 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP3 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP4 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP5 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_W/AGP1 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP2 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP3 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP4 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP5 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT3\S06:WARN-EVENT7
INTERN_s>AGP1-offset Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S30:AIR-GAP-MON1 INT2\S28:AIR-GAP-SUP1
INTERN_s>AGP2-offset Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S30:AIR-GAP-MON1 INT2\S28:AIR-GAP-SUP1
INTERN_s>AGP3-offset Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S30:AIR-GAP-MON1 INT2\S28:AIR-GAP-SUP1
INTERN_s>AGP4-offset Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S30:AIR-GAP-MON1 INT2\S28:AIR-GAP-SUP1
INTERN_s>AGP5-offset Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S30:AIR-GAP-MON1 INT2\S28:AIR-GAP-SUP1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S28:AIR-GAP-SUP1Air gap detection Capacitive
Johannes Gonser
ATBDE / J.Gonser
07-03-07
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S028 2
F01/K01
A 4 E 107
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
THRLL
%
24
&
B
23
THRLL
%
22
ADD
%
21
THRLL
%
20
&
B
19
THRLL
%
18
ADD
%
17
THRLL
%
16
&
B
15
THRLL
%
14
ADD
%
13
THRLL
%
12
&
B
11
THRLL
%
10
ADD
%
9
THRLL
%
8
&
B
7
THRLL
%
6
ADD
%
5THRLL
%
4
&
B
3
THRLL
%
2% 0.00000%p_ _
X 27.998% LOLIM
0.1% HYS<=LIM
INTERN_-WRc-CONTROL INTERN_W/AGP6
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP6<=LIMUAC326-2_s>AGP7 +1
100.00000%ParamGrp_Offset-AGP7 +2
INTERN_s>AGP7-offse
X 27.998% LOLIM
0.1% HYS<=LIM
INTERN_W/AGP7
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP7<=LIMUAC326-2_s>AGP8 +1 0.00000% +2
INTERN_s>AGP8-offse
X 27.998% LOLIM
0.1% HYS<=LIM
INTERN_W/AGP8
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP8<=LIMUAC326-2_s>AGP9 +1 0.00000% +2
INTERN_s>AGP9-offse
X 27.998% LOLIM
0.1% HYS<=LIM
INTERN_W/AGP9
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP9<=LIMUAC326-1_s>AGP10 +1 0.00000% +2
INTERN_s>AGP10-offs
X 27.998% LOLIM
0.1% HYS<=LIM
INTERN_W/AGP10
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP10<=LIMUAC326-1_s>AGP11 +1 0.00000% +2
INTERN_s>AGP11-offs
X 27.998% LOLIM
0.1% HYS<=LIM
INTERN_W/AGP11
X 24.0% LOLIM 0.1% HYS
INTERN_F/AGP11<=LIM
INPUT CROSSREFERENCE:
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
ParamGrp_Offset-AGP6 Source: ?
Sink : INT2\S29:AIR-GAP-SUP2
ParamGrp_Offset-AGP7 Source: ?
Sink : INT2\S29:AIR-GAP-SUP2
UAC326-1_s>AGP10 Source: ?
Sink : INT2\S29:AIR-GAP-SUP2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S29:AIR-GAP-SUP2Air gap detection Capacitive
Johannes Gonser
ATBDE / J.Gonser
07-06-02
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S029 1
F01/K01
A 4 E 108
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT2\S29:AIR-GAP-SUP2
UAC326-2_s>AGP7 Source: ?
Sink : INT2\S29:AIR-GAP-SUP2
UAC326-2_s>AGP8 Source: ?
Sink : INT2\S29:AIR-GAP-SUP2
UAC326-2_s>AGP9 Source: ?
Sink : INT2\S29:AIR-GAP-SUP2
OUTPUT CROSSREFERENCE:
INTERN_F/AGP10 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT3\S05:FAULT-EVENT6
INTERN_F/AGP11 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT3\S05:FAULT-EVENT6
INTERN_F/AGP6 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP7 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP8 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP9 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_W/AGP10 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP11 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP6 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP7 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP8 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP9 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_s>AGP10-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
INTERN_s>AGP11-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
INTERN_s>AGP6-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
INTERN_s>AGP7-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
INTERN_s>AGP8-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
INTERN_s>AGP9-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S29:AIR-GAP-SUP2Air gap detection Capacitive
Johannes Gonser
ATBDE / J.Gonser
07-06-02
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S029 2
F01/K01
A 4 E 109
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MINPEEK227 ADD
%
26MULT
%
25
MINPEEK224 ADD
%
23MULT
%
22
MINPEEK221 ADD
%
20MULT
%
19
MINPEEK218 ADD
%
17MULT
%
16
MINPEEK215 ADD
%
14MULT
%
13
MINPEEK212 ADD
%
11MULT
%
10
MINPEEK2 9 ADD
%
8MULT
%
7
MINPEEK2 6 ADD
%
5MULT
%
4
MINPEEK2 3
%
% 83.33130%
p_ g p gX*Y +1
16.66870%ParamGrp_Airgap-Scaling2 +2 I01
10MSParamGrp_AGC-INT-TIME I02
100.00000%ParamGrp_AGC-INT-UPLIM I03
0.00000%ParamGrp_AGC-INT-LOWLIM I04
0.09766%ParamGrp_AGC-MIN-HYST I05
20MSParamGrp_AGC-MS-TIME I06
15MSParamGrp_AGC-OND-TIME I07
10MSParamGrp_AGC-MS-S&H-TIME I08
3000MSParamGrp_AGC-DELAY-STATIC I09
INTERN_s>AGP1O01
INTERN_s>AGP2-offset XY
X*Y +1+2 I01
I02I03I04I05I06I07I08I09
INTERN_s>AGP2O01
INTERN_s>AGP3-offset XY
X*Y +1+2 I01
I02I03I04I05I06I07I08I09
INTERN_s>AGP3O01
INTERN_s>AGP4-offset XY
X*Y +1+2 I01
I02I03I04I05I06I07I08I09
INTERN_s>AGP4O01
INTERN_s>AGP5-offset XY
X*Y +1+2 I01
I02I03I04I05I06I07I08I09
INTERN_s>AGP5O01
INTERN_s>AGP6-offset XY
X*Y +1+2 I01
I02I03I04I05I06I07I08I09
INTERN_s>AGP6O01
INTERN_s>AGP7-offset XY
X*Y +1+2 I01
I02I03I04I05I06I07I08I09
INTERN_s>AGP7O01
INTERN_s>AGP8-offset XY
X*Y +1+2 I01
I02I03I04I05I06I07I08I09
INTERN_s>AGP8O01
INTERN_s>AGP9-offset XY
X*Y +1+2 I01
I02I03
INTERN_s>AGP9O01
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S30:AIR-GAP-MON1Air gap monitoring
Johannes Gonser
ATBDE / J.Gonser
07-02-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S030 1
F01/K01
A 4 E 110
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of a
pat
ent a
nd r
egis
trat
ion
of a
noth
er in
dust
rial r
ight
. Mca
tion,
in p
artic
ular
rep
rodu
ctio
n or
han
dlin
g ov
er to
thi
is p
rohi
bite
d; it
is c
ivill
y an
d cr
imin
ally
act
iona
ble.
MINPEEK233 ADD
%
32MULT
%
31
MINPEEK230 ADD
%
29MULT
%
I09INTERN_s>AGP10-offset X
YX*Y +1
+2 I01I02I03I04I05I06I07I08I09
INTERN_s>AGP10O01
INTERN_s>AGP11-offset XY
X*Y +1+2 I01
I02I03I04I05I06I07I08I09
INTERN_s>AGP11O01
Creeping speed: nc = 0.3 rpm
Pole number: p = 76
ParamGrp_AGC-DELAY-STATIC: t > 60/(nc x p) = 2632ms ==> 3000s
INPUT CROSSREFERENCE:
INTERN_s>AGP1-offset Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S30:AIR-GAP-MON1 INT2\S28:AIR-GAP-SUP1
INTERN_s>AGP10-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
INTERN_s>AGP11-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
INTERN_s>AGP2-offset Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S30:AIR-GAP-MON1 INT2\S28:AIR-GAP-SUP1
INTERN_s>AGP3-offset Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S30:AIR-GAP-MON1 INT2\S28:AIR-GAP-SUP1
INTERN_s>AGP4-offset Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S30:AIR-GAP-MON1 INT2\S28:AIR-GAP-SUP1
INTERN_s>AGP5-offset Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S30:AIR-GAP-MON1 INT2\S28:AIR-GAP-SUP1
INTERN_s>AGP6-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
INTERN_s>AGP7-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
INTERN_s>AGP8-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
INTERN_s>AGP9-offset Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S30:AIR-GAP-MON1 INT2\S29:AIR-GAP-SUP2
ParamGrp_AGC-DELAY-STATIC Source: ?
Sink : INT2\S30:AIR-GAP-MON1
ParamGrp_AGC-INT-LOWLIM Source: ?
Sink : INT2\S30:AIR-GAP-MON1
ParamGrp_AGC-INT-TIME Source: ?
Sink : INT2\S30:AIR-GAP-MON1
ParamGrp_AGC-INT-UPLIM Source: ?
Sink : INT2\S30:AIR-GAP-MON1
ParamGrp_AGC-MIN-HYST Source: ?
Sink : INT2\S30:AIR-GAP-MON1
ParamGrp_AGC-MS-S&H-TIME Source: ?
Sink : INT2\S30:AIR-GAP-MON1
ParamGrp_AGC-MS-TIME Source: ?
Sink : INT2\S30:AIR-GAP-MON1
ParamGrp_AGC-OND-TIME Source: ?
Sink : INT2\S30:AIR-GAP-MON1
ParamGrp_Airgap-Scaling1 Source: ?
Sink : INT2\S30:AIR-GAP-MON1
ParamGrp_Airgap-Scaling2 Source: ?
Sink : INT2\S30:AIR-GAP-MON1
OUTPUT CROSSREFERENCE:
INTERN_s>AGP1 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP10 Source: INT2\S30:AIR-GAP-MON1
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_s>AGP11 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP2 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP3 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP4 Source: INT2\S30:AIR-GAP-MON1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S30:AIR-GAP-MON1Air gap monitoring
Johannes Gonser
ATBDE / J.Gonser
07-02-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S030 2
F01/K01
A 4 E 111
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INTERN_s>AGP6 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP7 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP8 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP9 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S30:AIR-GAP-MON1Air gap monitoring
Johannes Gonser
ATBDE / J.Gonser
07-02-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S030 3
F01/K01
A 4 E 112
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
RSFF 2
B
INTERN_F/AGP3
INTERN_F/AGP4
INTERN_F/AGP5
INTERN_F/AGP6
INTERN_F/AGP7
INTERN_F/AGP8
INTERN_F/AGP9
INTERN_F/AGP10
INTERN_F/AGP11 S
INTERN_RESET RINTERN_F/AIR-GAPSQ
INPUT CROSSREFERENCE:
INTERN_F/AGP1 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP10 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT3\S05:FAULT-EVENT6
INTERN_F/AGP11 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT3\S05:FAULT-EVENT6
INTERN_F/AGP2 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP3 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP4 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP5 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP6 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP7 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP8 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_F/AGP9 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
OUTPUT CROSSREFERENCE:
INTERN_F/AIR-GAPS Source: INT2\S31:AIR-GAP-MON2
Sink : INT3\S18:BRAKE-HORN
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S31:AIR-GAP-MON2Air gap monitoring
Johannes Gonser
ATBDE / J.Gonser
07-02-17
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S031
F01/K01
A 4 E 113
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MS
MS
14 COMPW13
TRANI
12
TRANI
11 PBCNT10
>=1
B
9 &
B
8
>=1
B
7
MS
MS
6 MIN
%
5
MS
MS
4 MIN
%
3MS
% 84.99756%p_
50MSParamGrp_Pulse-Signal T
/T\
UAC326-2_s>AGP2 X1 <<1 /T
/T\X2 <<2
MIN
UAC326-2_s>AGP3 X1 <<1 /T
/T\ INTERN_Airgap-Pulse
CLK/
X2 <<2MIN
INTERN_-WRc-CONTROL
INTERN_INCHING oSIC
0H IC 0B HOLD 0B DOWN
CNT INTERN_ActPassPolCou
X
CARRY
229IParamGrp_N-pole-per-revol Y
<
X=Y /X>Y
100MSParamGrp_NB-POLE-REACHED T
INTERN_76-poles-rea/T\
INPUT CROSSREFERENCE:
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
INTERN_INCHING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INT3\S12:PRIOSEL-4 INT2\S14:START-PARS INT2\S32:ANGLECAPTUR
ParamGrp_AIRGAP-MIN4 Source: ?
Sink : INT2\S32:ANGLECAPTUR
ParamGrp_N-pole-per-revol Source: ?
Sink : INT2\S32:ANGLECAPTUR
ParamGrp_NB-POLE-REACHED Source: ?
Sink : INT2\S32:ANGLECAPTUR
ParamGrp_Pulse-Signal Source: ?
Sink : INT2\S32:ANGLECAPTUR
UAC326-2_s>AGP1 Source: ?
Sink : INT3\S25:STANDSTILL-L INT2\S32:ANGLECAPTUR INT2\S28:AIR-GAP-SUP1
UAC326-2_s>AGP2 Source: ?
Sink : INT3\S25:STANDSTILL-L INT2\S32:ANGLECAPTUR INT2\S28:AIR-GAP-SUP1
UAC326-2_s>AGP3 Source: ?
Sink : INT3\S25:STANDSTILL-L INT2\S32:ANGLECAPTUR INT2\S28:AIR-GAP-SUP1
OUTPUT CROSSREFERENCE:
INTERN_76-poles-reached Source: INT2\S32:ANGLECAPTUR
Sink : INT3\S19:INCH-ANGLE
INTERN_ActPassPolCount Source: INT2\S32:ANGLECAPTUR
Sink : INT3\S19:INCH-ANGLE INT2\S32:ANGLECAPTUR
INTERN_Airgap-Pulse-Sig Source: INT2\S32:ANGLECAPTUR
Sink : INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S32:ANGLECAPTURAngle Calculation
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S032
F01/K01
A 4 E 114
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRAN%
15
RSFF14 &
B
13
OFD
MS
12 COMPW11
S&H
%
10TOGFF 9
OND
S
8
&
B
7
THRUL
%
6
ABS%
5
CNT 4
TRANI
3
TRANI
1_
90IParamGrp_Pole-No-Reset1 N#
>=N
CLK/o R
48I N#>=N
INTERN_+iw X 104.0% UPLIM
0.5% HYS>=LIM /
2SParamGrp_Iw-Time-Delay T
T/
XCLK/R
<
Q SAMPLX1 Y1 Y
X=Y
X>Y \ 80ms T
INTERN_X>YT\
o
S
INTERN_RESET RINTERN_DCP-Frozen-FQ
<
Rotor Pole : 76 Poles.
1 Pole : 4.736 degrees.
3 pulse signal per a rotor pole.
1 signal pulse : 1.578 degrees.
75 degrees : 75/1.578 = 47.5 pulses signal.
Block 3 : Angle of protection
Block 6 : Torque of protection
INPUT CROSSREFERENCE:
INTERN_+iw Source: INT2\S19:ROCK-STOP
Sink : INT2\S15:NX-LIMITS INT1\S26:RECORDING INT2\S33:FROZENCHARGE INT2\S22:COSPHI2
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
INTERN_Airgap-Pulse-Sig Source: INT2\S32:ANGLECAPTUR
Sink : INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
ParamGrp_Iw-Time-Delay Source: ?
Sink : INT2\S33:FROZENCHARGE
ParamGrp_Pole-No-Reset1 Source: ?
Sink : INT2\S33:FROZENCHARGE
OUTPUT CROSSREFERENCE:
INTERN_DCP-Frozen-Fail Source: INT2\S33:FROZENCHARGE
Sink : INT2\S03:FAULT-EVENT5
INTERN_X>Y Source: INT2\S33:FROZENCHARGE
Sink : INT2\S33:FROZENCHARGE
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S33:FROZENCHARGEFrozen Charge Protection
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S033
F01/K01
A 4 E 115
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS 5
MS
S
4
MS
S
3
SWI
B
1
_
UDA327:2_C>CC-SI:nx .2
UDA327:2_C>CC-SI:psi-w .3
UDA327:2_C>CC-SI:psi-x .4
UDA327:2_C>CC-SI:dPSIT .5 0B .6 0B .7 0B .8 0B .9 0B .10 0B .11 0B .12 0B .13 0B .14
0BParamGrp_Test-Out-Relay SELX1
INTERN_SW-Change-over-1 X0
0BParamGrp_ChangeStateRelay X1 .15
UDA327-2_/30Y
UDA327:3_C/MVD1-ON / 2s T
/T\ .0
UDA327:3_C/MVD1-OFF / 2s T
/T\ .1
UDA327:3_C/MVD2-ON .2
UDA327:3_C/MVD2-OFF .3 0B .4 0B .5 0B .6 0B .7 0B .8 0B .9 0B .10 0B .11 0B .12 0B .13 0B .14 0B .15
UDA327-3_/50Y
INPUT CROSSREFERENCE:
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
ParamGrp_ChangeStateRelay Source: ?
Sink : INT2\S34:TRANSFER/30
ParamGrp_Test-Out-Relay Source: ?
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:dPSIT Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:iw Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:nw Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:nx Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:psi-w Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:2_C>CC-SI:psi-x Source: BACKGND\S06:SELECT-IND
Sink : INT2\S34:TRANSFER/30
UDA327:3_C/MVD1-OFF Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S07:SUMMARY-F/W INT2\S34:TRANSFER/30
UDA327:3_C/MVD1-ON Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S07:SUMMARY-F/W INT2\S34:TRANSFER/30
UDA327:3_C/MVD2-OFF Source: INT1\S07:SUMMARY-F/W
Sink : INT2\S34:TRANSFER/30
UDA327:3_C/MVD2-ON Source: INT1\S07:SUMMARY-F/W
Sink : INT2\S34:TRANSFER/30 INT0\S09:TRANSF/10
OUTPUT CROSSREFERENCE:
UDA327-2_/30 Source: INT2\S34:TRANSFER/30
Sink : ?
UDA327-3_/50 Source: INT2\S34:TRANSFER/30
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S34:TRANSFER/30TRANSFER TO UDA327-2 BIN.OUTPUT
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S034
F01/K01
A 4 E 116
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRAN%
18
TRAN%
17
TRAN%
16
TRAN%
15
TRAN%
14
TRAN%
13
TRAN%
12
TRAN%
11
TRAN%
10
TRAN%
9
TRAN%
8
TRAN%
7
TRAN%
6
TRAN%
5
TRAN%
4
TRAN%
3%
_
GDB-S1_commut-react
GDB-S2_commut-react
GDB-T1_commut-react
GDB-T2_commut-react
100.00610%ParamGrp_GDB021-scal-unx GDB-R1_scal-unx
GDB-R2_scal-unx
GDB-S1_scal-unx
GDB-S2_scal-unx
GDB-T1_scal-unx
GDB-T2_scal-unx
0.00000%ParamGrp_GDB021-scal-idx GDB-R1_scal-idx
GDB-R2_scal-idx
GDB-S1_scal-idx
GDB-S2_scal-idx
GDB-T1_scal-idx
GDB-T2_scal-idx
INPUT CROSSREFERENCE:
ParamGrp_GDB021-com-react Source: ?
Sink : INT2\S35:SLOWOUT-B448
ParamGrp_GDB021-scal-idx Source: ?
Sink : INT2\S35:SLOWOUT-B448
ParamGrp_GDB021-scal-unx Source: ?
Sink : INT2\S35:SLOWOUT-B448
OUTPUT CROSSREFERENCE:
GDB-R1_commut-react Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-R1_scal-idx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-R1_scal-unx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-R2_commut-react Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-R2_scal-idx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-R2_scal-unx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-S1_commut-react Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-S1_scal-idx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-S1_scal-unx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-S2_commut-react Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-S2_scal-idx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-S2_scal-unx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-T1_commut-react Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-T1_scal-idx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-T1_scal-unx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-T2_commut-react Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-T2_scal-idx Source: INT2\S35:SLOWOUT-B448
Sink : ?
GDB-T2_scal-unx Source: INT2\S35:SLOWOUT-B448
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S35:SLOWOUT-B448TRANSFER SIGNALS TO B448
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S035
F01/K01
A 4 E 117
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
OND
MS
4
THRUL
%
ABS%
2
%
_
INTERN_/ixT1/ +3 X
4.99878%ParamGrp_Unbalance-Limit UPLIM
0.5% HYS>=LIM /
60MSParamGrp_Unbalance-Delay T
INTERN_F>Unbalance-T/
INPUT CROSSREFERENCE:
INTERN_/ixR1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
INTERN_/ixS1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
INTERN_/ixT1/ Source: INT0\S08:IX-COMMUTAT
Sink : INT1\S14:PHASE-SHIFT3 INT2\S36:UNBALANCE-IX INT2\S05:INTEG2
ParamGrp_Unbalance-Delay Source: ?
Sink : INT2\S36:UNBALANCE-IX
ParamGrp_Unbalance-Limit Source: ?
Sink : INT2\S36:UNBALANCE-IX
OUTPUT CROSSREFERENCE:
INTERN_F>Unbalance-ix Source: INT2\S36:UNBALANCE-IX
Sink : INT3\S05:FAULT-EVENT6
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT2 S36:UNBALANCE-IX
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T2/C001/S036
F01/K01
A 4 E 118
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANBS
24RDLA23
TRANBS
22RDLA21
TRANBS
20RDLA19
TRANBS
18RDLA17
TRANBS
16RDLA15
TRANBS
14RDLA13
TRANBS
12RDLA11
TRANBS
10RDLA 9
TRANBS
8RDLA 7
TRANBS
6RDLA 5
BS_ _
PSR_Nodes-113H INTERN_StatusNodes-
KOMBI-1L_Status INTERN_Status-Kombi
KOMBI-2L_Status INTERN_Status-Kombi
GDB-R1LA_Status INTERN_Status-GDB-R
GDB-R2LA_Status INTERN_Status-GDB-R
GDB-S1LA_Status INTERN_Status-GDB-S
GDB-S2LA_Status INTERN_Status-GDB-S
GDB-T1LA_Status INTERN_Status-GDB-T
GDB-T2LA_Status INTERN_Status-GDB-T
PMA-MB_DEVICESTATUS INTERN_Status-PMA32
INPUT CROSSREFERENCE:
GDB-R1LA_Status Source: ?
Sink : INT3\S01:B448-INPUT
GDB-R2LA_Status Source: ?
Sink : INT3\S01:B448-INPUT
GDB-S1LA_Status Source: ?
Sink : INT3\S01:B448-INPUT
GDB-S2LA_Status Source: ?
Sink : INT3\S01:B448-INPUT
GDB-T1LA_Status Source: ?
Sink : INT3\S01:B448-INPUT
GDB-T2LA_Status Source: ?
Sink : INT3\S01:B448-INPUT
KOMBI-1L_Status Source: ?
Sink : INT3\S01:B448-INPUT
KOMBI-2L_Status Source: ?
Sink : INT3\S01:B448-INPUT
PMA-MB_DEVICESTATUS Source: ?
Sink : INT3\S01:B448-INPUT
PSR_Nodes-110H Source: ?
Sink : INT3\S01:B448-INPUT
PSR_Nodes-113H Source: ?
Sink : INT3\S01:B448-INPUT
PSR_Status Source: ?
Sink : INT3\S01:B448-INPUT
OUTPUT CROSSREFERENCE:
INTERN_Status-GDB-R1 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-R2 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-S1 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-S2 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-T1 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-T2 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-Kombi-1 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-Kombi-2 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-PMA324 Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
INTERN_Status-PSR Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
INTERN_StatusNodes-110H Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
INTERN_StatusNodes-113H Source: INT3\S01:B448-INPUT
Sink : INT1\S09:FAULT-EVENT2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S01:B448-INPUT
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S001
F01/K01
A 4 E 119
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
&
B
3
OFD
MS
2
PANEL_C>LOCAL-MVD-ON.1
PANEL_S>F3.2
PANEL_S>F4.3
PANEL_S>F5.4
PANEL_S>F6.5
PANEL_C>LAMPTEST.6
PANEL_C>CENTRAL.7
PANEL_C>LOCAL-AUX-O.8
PANEL_C>LOCAL-MVD-O.9
PANEL_S>F11.10
PANEL_S>F12.11
PANEL_S>F13.12
Select Testprog.PANEL_S>F14.13
PANEL_C>LCB.14
PANEL_C>LOCAL.15
PANEL-I_RESET
PANEL-O_RESET \ 100ms T
T\ o PANEL_C>RESET
HW: =.AC22
INPUT CROSSREFERENCE:
PANEL-I_KEYS:F1-F16 Source: ?
Sink : INT3\S02:PANEL-INPUT1
PANEL-I_RESET Source: ?
Sink : INT3\S02:PANEL-INPUT1
PANEL-O_RESET Source: PANEL-AFC094\S03:PANEL-OUT
Sink : INT3\S02:PANEL-INPUT1
OUTPUT CROSSREFERENCE:
PANEL_C>CENTRAL Source: INT3\S02:PANEL-INPUT1
Sink : BACKGND\S04:MODE-SELECT INT3\S03:PANEL-INPUT2
PANEL_C>LAMPTEST Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S21:RESET/LT
PANEL_C>LCB Source: INT3\S02:PANEL-INPUT1
Sink : BACKGND\S04:MODE-SELECT
PANEL_C>LOCAL Source: INT3\S02:PANEL-INPUT1
Sink : BACKGND\S04:MODE-SELECT INT3\S03:PANEL-INPUT2
PANEL_C>LOCAL-AUX-OFF Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-AUX-ON Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-MVD-OFF Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-MVD-ON Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S10:PRIOSEL-2
PANEL_C>RESET Source: INT3\S02:PANEL-INPUT1
Sink : LCB-AFC094\S03:AFC094-LED INT3\S21:RESET/LT
PANEL_S>F11 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F12 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F13 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F14 Source: INT3\S02:PANEL-INPUT1
Sink : PANEL-AFC094\S05:LED-CONTROL1 INT3\S03:PANEL-INPUT2
PANEL_S>F3 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F4 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F5 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F6 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S02:PANEL-INPUT1PANEL KEYBOARD INPUTS
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S002
F01/K01
A 4 E 120
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
_
MODBUS-O_C>Local-Release REL
PANEL_S>F3 I04
_F3
PANEL_S>F4 I05
PANEL_C>LOCAL-FASTERF4F4
PANEL_S>F5 I06
PANEL_C>LOCAL-FORWARF5F5
PANEL_S>F6 I07
Selective Indic.PANEL_C>LOCAL-F6F6
F6
PANEL_S>F11 I08
PANEL_C>LOCAL-STOPF11F11
PANEL_S>F12 I09
PANEL_C>LOCAL-SLOWERF12F12
PANEL_S>F13 I10
PANEL_C>LOCAL-REVERF13F13
Select Testprog.PANEL_S>F14 I11
PANEL_C>LOCAL-F14F14F14
INPUT CROSSREFERENCE:
MODBUS-O_C>Local-Release Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S03:PANEL-INPUT2 INT3\S12:PRIOSEL-4
PANEL_C>CENTRAL Source: INT3\S02:PANEL-INPUT1
Sink : BACKGND\S04:MODE-SELECT INT3\S03:PANEL-INPUT2
PANEL_C>LOCAL Source: INT3\S02:PANEL-INPUT1
Sink : BACKGND\S04:MODE-SELECT INT3\S03:PANEL-INPUT2
PANEL_S>F11 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F12 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F13 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F14 Source: INT3\S02:PANEL-INPUT1
Sink : PANEL-AFC094\S05:LED-CONTROL1 INT3\S03:PANEL-INPUT2
PANEL_S>F3 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F4 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F5 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
PANEL_S>F6 Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S03:PANEL-INPUT2
OUTPUT CROSSREFERENCE:
INTERN_C>SERVICE Source: INT3\S03:PANEL-INPUT2
Sink : BACKGND\S04:MODE-SELECT PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX
PANEL_C>LOCAL-F14 Source: INT3\S03:PANEL-INPUT2
Sink : ?
PANEL_C>LOCAL-F6 Source: INT3\S03:PANEL-INPUT2
Sink : BACKGND\S01:SELECT-DECO PANEL-AFC094\S05:LED-CONTROL1
PANEL_C>LOCAL-FASTER Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S12:PRIOSEL-4
PANEL_C>LOCAL-FORWARD Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-REVERSE Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-SLOWER Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S12:PRIOSEL-4
PANEL_C>LOCAL-START Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-STOP Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S10:PRIOSEL-2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S03:PANEL-INPUT2SELECTION PANEL / SERVICE OPERATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S003
F01/K01
A 4 E 121
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANB
4
TRANB
3
TRANB
2
LCB_C>LCB-MVD-ON.1
LCB_C>LCB-START.2
LCB_C>LCB-FASTER.3
LCB_C>LCB-FORWARD.4
LCB_C>LCB-MAN-LOWER.5
LCB_C>LCB-LAMPTEST.6
LCB_C>LCB-INCHING.7
LCB_C>LCB-AUX-OFF.8
LCB_C>LCB-MVD-OFF.9
LCB_C>LCB-STOP.10
LCB_C>LCB-SLOWER.11
LCB_C>LCB-REVERSE.12
LCB_C>LCB-RE-ROCKING.13
LCB_C>LCB-CREEPING.14
LCB_C>LCB-NORMAL.15
LCB-I_BI-1 LCB_C>LCB-START-EXT
LCB-I_BI-2 LCB_C>LCB-STOP-EXT
LCB-I_BI-3 LCB_LCB-MANLOW-EXT
INPUT CROSSREFERENCE:
LCB-I_BI-1 Source: ?
Sink : INT3\S04:LCB-IN1
LCB-I_BI-2 Source: ?
Sink : INT3\S04:LCB-IN1
LCB-I_BI-3 Source: ?
Sink : INT3\S04:LCB-IN1
LCB-I_KEYS:F1-F16 Source: ?
Sink : INT3\S04:LCB-IN1
OUTPUT CROSSREFERENCE:
LCB_C>LCB-AUX-OFF Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-AUX-ON Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-CREEPING Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-FASTER Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-FORWARD Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-INCHING Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-LAMPTEST Source: INT3\S04:LCB-IN1
Sink : LCB-AFC094\S02:TRANS-DO
LCB_C>LCB-MAN-LOWER Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-MVD-OFF Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-MVD-ON Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-NORMAL Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-RE-ROCKING Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-REVERSE Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-SLOWER Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-START Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-START-EXT Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-STOP Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-STOP-EXT Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_LCB-MANLOW-EXT Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S04:LCB-IN1LCB KEYBOARD INPUT SIGNALS
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S004
F01/K01
A 4 E 122
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS 4
&
B
3
&
B
2
>=1
B
1INTERN_RESET AF
AFFTRIP_SFF-5-SLOW
TRIP_SFF-1-FAST SFFI
INTERN_F/Mill-Moving .0
INTERN_F/COOL-SENS-FAIL .1
INTERN_F/COOL-TEMP-CONV .2
INTERN_F/COOL-FLOW-CONV .3
INTERN_F/COOL-LEVEL .4
INTERN_F/COOL-PRESS .5
INTERN_F/COOL-TMP-CVOUT .6
INTERN_F/COOL-COND .7
UDA327:3_F>COOL-WAT-LEAK o .8
INTERN_Critical-Stop
INTERN_-WRe-CONTROL .9
INTERN_F/AGP10 .10
INTERN_F/AGP11 .11
UDA327:3_F>Safety-CSA-465 o
UDA327:2_F>CSsum-SME o .12
MODBUS-O_S>EXCITAT-FAN-FB o .13
UDA327:3_F>LCB-Exci-Trip o .14
INTERN_F>Unbalance-ix .15Y FM
TRIP_SFF-6-SLOWSFF
INTERN_SUMF-INT3-6SF
TRIP_FFO-6-SLOWFFOFLO
INTERN_FMO-INT3-6FMO
Fault Handling:
Bit:0 Code:81 "F: Mill oscillating during start"
Bit:1 Code:82 "F: Cooling unit sensor disturbance"
Bit:2 Code:83 "F: Cooling unit water over temp. conv. inlet"
Bit:3 Code:84 "F: Cooling unit water low flow"
Bit:4 Code:85 "F: Cooling unit water low level"
Bit:5 Code:86 "F: Cooling unit water low pressure"
Bit:6 Code:87 "F: Cooling unit water over temp. conv. outlet"
Bit:7 Code:88 "F: Cooling unit water high conductivity"
Bit:8 Code:89 "F: Cooling unit water leakage (+F15)"
Bit:9 Code:90 "F: Critical Stop"
Bit:10 Code:91 "F: Airgap too small probe no.10"
Bit:11 Code:92 "F: Airgap too small probe no.11"
Bit:12 Code:93 "F: PSR Print board failure, CSA465"
Bit:13 Code:94 "F: Excitation Fan Fault"
Bit:14 Code:95 "F: Low voltage circuit breaker excitation trip"
Bit:15 Code:96 "F: Motor Unbalance Current"
INPUT CROSSREFERENCE:
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_-WRe-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S07:SUMMARY-F/W INT3\S08:WARN-EVENT9 INT3\S11:PRIOSEL-3 INT3\S05:FAULT-EVENT6 INT3\S16:START/STOP INT3\S17:MILL-O
INT3\S12:PRIOSEL-4
INTERN_Critical-Stop Source: INT2\S02:TRANSF>60
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S05:FAULT-EVENT6
INTERN_F/AGP10 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT3\S05:FAULT-EVENT6
INTERN_F/AGP11 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT2\S31:AIR-GAP-MON2 INT3\S05:FAULT-EVENT6
INTERN_F/COOL-COND Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S05:FAULT-EVENT6
INTERN_F/COOL-FLOW-CONV Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S14:START-UP-AUX INT3\S05:FAULT-EVENT6
INTERN_F/COOL-LEVEL Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S14:START-UP-AUX INT3\S05:FAULT-EVENT6
INTERN_F/COOL-PRESS Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S05:FAULT-EVENT6
INTERN_F/COOL-SENS-FAIL Source: BACKGND\S02:COOL-INPUT
Sink : INT3\S05:FAULT-EVENT6
INTERN_F/COOL-TEMP-CONV Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S05:FAULT-EVENT6
INTERN_F/COOL-TMP-CVOUT Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S05:FAULT-EVENT6
INTERN_F/Mill-Moving Source: INT3\S16:START/STOP
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S05:FAULT-EVENT6FAULT HANDLING
Johannes Gonser
ATBDE / J.Gonser
07-06-01
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S005 1
F01/K01
A 4 E 123
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
MODBUS-O_S>EXCITAT-FAN-FB Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT1\S25:TRANSFER/70 INT3\S05:FAULT-EVENT6
TRIP_SFF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
TRIP_SFF-5-SLOW Source: INT2\S03:FAULT-EVENT5
Sink : INT1\S08:FAULT-EVENT1 INT3\S05:FAULT-EVENT6
UDA327:2_F>CSsum-SME Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4 INT3\S05:FAULT-EVENT6 INT0\S09:TRANSF/10
UDA327:3_F>COOL-WAT-LEAK Source: INT1\S02:TRANSF>20/40
Sink : INT3\S05:FAULT-EVENT6
UDA327:3_F>LCB-Exci-Trip Source: INT1\S02:TRANSF>20/40
Sink : INT3\S05:FAULT-EVENT6
UDA327:3_F>Safety-CSA-465 Source: INT1\S02:TRANSF>20/40
Sink : INT1\S11:FAULT-EVENT4 INT3\S05:FAULT-EVENT6
OUTPUT CROSSREFERENCE:
INTERN_FMO-INT3-6 Source: INT3\S05:FAULT-EVENT6
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_SUMF-INT3-6 Source: INT3\S05:FAULT-EVENT6
Sink : INT1\S07:SUMMARY-F/W
TRIP_FF-6-SLOW Source: INT3\S05:FAULT-EVENT6
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-6-SLOW Source: INT3\S05:FAULT-EVENT6
Sink : INT3\S23:FIRST-T/W
TRIP_SFF-6-SLOW Source: INT3\S05:FAULT-EVENT6
Sink : INT1\S08:FAULT-EVENT1 INT3\S06:WARN-EVENT7
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S05:FAULT-EVENT6FAULT HANDLING
Johannes Gonser
ATBDE / J.Gonser
07-06-01
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S005 2
F01/K01
A 4 E 124
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS 2
>=1
B
1INTERN_RESET AF
AFFTRIP_SFF-6-SLOW
TRIP_SFF-1-FAST SFFI
INTERN_W/AGP1 .0
INTERN_W/AGP2 .1
INTERN_W/AGP3 .2
INTERN_W/AGP4 .3
INTERN_W/AGP5 .4
INTERN_W/AGP6 .5
INTERN_W/AGP7 .6
INTERN_W/AGP8 .7
INTERN_W/AGP9 .8
INTERN_W/AGP10 .9
INTERN_W/AGP11 .10
INTERN_W/Unet<95% .11
UDA327:3_S>CC:THYSU-READY o .12 0B .13 0B .14 0B .15
Y FM
ALARM_SFF-7-SLOWSFF
INTERN_SUMW-INT3-7SF
ALARM_FFO-7-SLOWFFOFLO
INTERN_FMO-INT3-7FMO
Warning Handling:
Bit:0 Code:97 "W: Airgap low probe no.1"
Bit:1 Code:98 "W: Airgap low probe no.2"
Bit:2 Code:99 "W: Airgap low probe no.3"
Bit:3 Code:100 "W: Airgap low probe no.4"
Bit:4 Code:101 "W: Airgap low probe no.5"
Bit:5 Code:102 "W: Airgap low probe no.6"
Bit:6 Code:103 "W: Airgap low probe no.7"
Bit:7 Code:104 "W: Airgap low probe no.8"
Bit:8 Code:105 "W: Airgap low probe no.9"
Bit:9 Code:106 "W: Airgap low probe no.10"
Bit:10 Code:107 "W: Airgap low probe no.11"
Bit:11 Code:108 "W: Network Voltage <95% <Nw Limit>"
Bit:12 Code:109 "W: Thyristor supervision not ready"
Bit:13 Code:110 "no message stored"
Bit:14 Code:111 "Stator knife switch open" < Only indication >
Bit:15 Code:112 "Rotor knife switch open" < Only indication >
INPUT CROSSREFERENCE:
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_W/AGP1 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP10 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP11 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP2 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP3 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP4 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP5 Source: INT2\S28:AIR-GAP-SUP1
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP6 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP7 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP8 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/AGP9 Source: INT2\S29:AIR-GAP-SUP2
Sink : INT3\S06:WARN-EVENT7
INTERN_W/Unet<95% Source: INT0\S07:FILTER5
Sink : INT3\S06:WARN-EVENT7 INT2\S15:NX-LIMITS
TRIP_SFF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S06:WARN-EVENT7WARNING HANDLING
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S006 1
F01/K01
A 4 E 125
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
UDA327:3_S>CC:THYSU-READY Source: INT1\S02:TRANSF>20/40
Sink : INT3\S06:WARN-EVENT7
OUTPUT CROSSREFERENCE:
ALARM_FF-7-SLOW Source: INT3\S06:WARN-EVENT7
Sink : INT3\S23:FIRST-T/W
ALARM_FFO-7-SLOW Source: INT3\S06:WARN-EVENT7
Sink : INT3\S23:FIRST-T/W
ALARM_SFF-7-SLOW Source: INT3\S06:WARN-EVENT7
Sink : INT1\S08:FAULT-EVENT1 INT3\S07:WARN-EVENT8
INTERN_FMO-INT3-7 Source: INT3\S06:WARN-EVENT7
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_SUMW-INT3-7 Source: INT3\S06:WARN-EVENT7
Sink : INT1\S07:SUMMARY-F/W
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S06:WARN-EVENT7WARNING HANDLING
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S006 2
F01/K01
A 4 E 126
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS 2
>=1
B
1INTERN_RESET AF
AFFALARM_SFF-7-SLOW
TRIP_SFF-1-FAST SFFI
INTERN_W/COOL-CT001 .0
INTERN_W/COOL-CF001 .1
INTERN_W/COOL-CL001 .2
INTERN_W/COOL-CP001 .3
INTERN_W/COOL-CT002 .4
INTERN_W/COOL-CD001 .5
INTERN_W/COOL-POWR-FAIL .6
INTERN_W/COOL-SENS-FAIL .7
INTERN_W/COOL-TEMP-CONV .8
INTERN_W/COOL-LEVEL .9
INTERN_W/COOL-PRESS .10
INTERN_W/COOL-TMP-CVOUT .11
INTERN_W/COOL-COND .12
INTERN_W/COOL-CT004 .13
INTERN_W/COOL-CT005 .14 0B .15
Y FM
ALARM_SFF-8-SLOWSFF
INTERN_SUMW-INT3-8SF
ALARM_FFO-8-SLOWFFOFLO
INTERN_FMO-INT3-8FMO
Warning Handling:
Bit:0 Code:113 "W: Cooling unit sensor CT001 defect"
Bit:1 Code:114 "W: Cooling unit sensor CF001 defect"
Bit:2 Code:115 "W: Cooling unit sensor CL001 defect"
Bit:3 Code:116 "W: Cooling unit sensor CP001 defect"
Bit:4 Code:117 "W: Cooling unit sensor CT002 defect"
Bit:5 Code:118 "W: Cooling unit sensor CD001 defect"
Bit:6 Code:119 "W: Cooling unit power supply fail UAC096"
Bit:7 Code:120 "W: Cooling unit sensor disturbance"
Bit:8 Code:121 "W: Cooling unit water over temp. conv. inlet"
Bit:9 Code:122 "W: Cooling unit water level low"
Bit:10 Code:123 "W: Cooling unit water pressure low"
Bit:11 Code:124 "W: Cooling unit water over temp. conv. outlet"
Bit:12 Code:125 "W: Cooling unit water conductivity high"
Bit:13 Code:126 "W: Cooling unit sensor CT004 defect"
Bit:14 Code:127 "W: Cooling unit sensor CT005 defect"
Bit:15 Code:128 "no message stored"
INPUT CROSSREFERENCE:
ALARM_SFF-7-SLOW Source: INT3\S06:WARN-EVENT7
Sink : INT1\S08:FAULT-EVENT1 INT3\S07:WARN-EVENT8
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_W/COOL-CD001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CF001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CL001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-COND Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S07:WARN-EVENT8
INTERN_W/COOL-CP001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT002 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT004 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT005 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-LEVEL Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S07:WARN-EVENT8
INTERN_W/COOL-POWR-FAIL Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT INT3\S07:WARN-EVENT8
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S07:WARN-EVENT8WARNING HANDLING
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S007 1
F01/K01
A 4 E 127
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT INT3\S07:WARN-EVENT8
INTERN_W/COOL-TEMP-CONV Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S07:WARN-EVENT8
INTERN_W/COOL-TMP-CVOUT Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S07:WARN-EVENT8
TRIP_SFF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
OUTPUT CROSSREFERENCE:
ALARM_FF-8-SLOW Source: INT3\S07:WARN-EVENT8
Sink : INT3\S23:FIRST-T/W
ALARM_FFO-8-SLOW Source: INT3\S07:WARN-EVENT8
Sink : INT3\S23:FIRST-T/W
ALARM_SFF-8-SLOW Source: INT3\S07:WARN-EVENT8
Sink : INT1\S08:FAULT-EVENT1 INT3\S08:WARN-EVENT9
INTERN_FMO-INT3-8 Source: INT3\S07:WARN-EVENT8
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_SUMW-INT3-8 Source: INT3\S07:WARN-EVENT8
Sink : INT1\S07:SUMMARY-F/W
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S07:WARN-EVENT8WARNING HANDLING
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S007 2
F01/K01
A 4 E 128
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS 5
&
B
4
&
B
3
>=1
B
2B
_
MODBUS-O_C>VMS-RESET AFAFF
ALARM_SFF-8-SLOW
TRIP_SFF-1-FAST SFFI
0B .0MODBUS-O_FB>AUX-AVAILABLE o .1
KOMBI-1_W>EARTH-F-ROTOR o .2
UDA327:1_F>DCF:RFO o .3
MODBUS-O_W>Excitation-LCB o .4
UDA327:3_S>MVD1-AVAILABLE o .5
UDA327:3_S>MVD2-AVAILABLE o .6
MODBUS-O_W>Stator-Transf .7
MODBUS-O_W>Rotor-Transf .8
INTERN_-WRe-CONTROL
MODBUS-O_NonCritricalStop .9 0B .10 0B .11
MODBUS-O_ProcessInterlock .12 0B .13 0B .14 0B .15
Y FM
ALARM_SFF-9-SLOWSFF
INTERN_SUMW-INT3-9SF
ALARM_FFO-9-SLOWFFOFLO
INTERN_FMO-INT3-9FMO
Warning Handling:
Bit:0 Code:129 "no message stored"
Bit:1 Code:130 "W: Auxiliaries are not ready"
Bit:2 Code:131 "W: Earth fault rotor"
Bit:3 Code:132 "W: Excitation converter not ready"
Bit:4 Code:133 "W: Excitation LCB Opened"
Bit:5 Code:134 "W: 23kV circuit breaker not available (Stator)"
Bit:6 Code:135 "W: 3.3kV circuit breaker not available (Rotor)"
Bit:7 Code:136 "W: Stator transformer alarm"
Bit:8 Code:137 "W: Excitation transformer alarm"
Bit:9 Code:138 "W: NonCritical Interlock Stop"
Bit:10 Code:139 "Speed lowering delta psi-T >" < Only indication >
Bit:11 Code:140 "Speed lowering delta psi-T <" < Only indication >
Bit:12 Code:141 "W: Process Interlock Stop"
Bit:13 Code:142 "Torque limit 110% of rated" < Only indication >
Bit:14 Code:143 "Speed lowering Unet<95%" < Only indication >
Bit:15 Code:144 "Speed limit delta psi-T" ( Only Indication )
INPUT CROSSREFERENCE:
ALARM_SFF-8-SLOW Source: INT3\S07:WARN-EVENT8
Sink : INT1\S08:FAULT-EVENT1 INT3\S08:WARN-EVENT9
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_-WRe-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S07:SUMMARY-F/W INT3\S08:WARN-EVENT9 INT3\S11:PRIOSEL-3 INT3\S05:FAULT-EVENT6 INT3\S16:START/STOP INT3\S17:MILL-O
INT3\S12:PRIOSEL-4
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
KOMBI-1_W>EARTH-F-ROTOR Source: INT2\S02:TRANSF>60
Sink : INT3\S08:WARN-EVENT9
MODBUS-O_C>VMS-RESET Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S08:WARN-EVENT9 INT3\S21:RESET/LT
MODBUS-O_FB>AUX-AVAILABLE Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S08:WARN-EVENT9 INT3\S13:START-UP-AUX
MODBUS-O_NonCritricalStop Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S08:WARN-EVENT9 INT3\S16:START/STOP
MODBUS-O_ProcessInterlock Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S08:WARN-EVENT9 INT3\S16:START/STOP
MODBUS-O_W>Excitation-LCB Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S08:WARN-EVENT9
MODBUS-O_W>Rotor-Transf Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S08:WARN-EVENT9
MODBUS-O_W>Stator-Transf Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S08:WARN-EVENT9
TRIP_SFF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
UDA327:1_F>DCF:RFO Source: INT0\S02:TRANSF>00
Sink : INT1\S11:FAULT-EVENT4 INT3\S08:WARN-EVENT9
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S08:WARN-EVENT9WARNING HANDLING
Johannes Gonser
ATBDE / J.Gonser
05-11-29
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S008 1
F01/K01
A 4 E 129
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S08:WARN-EVENT9
OUTPUT CROSSREFERENCE:
ALARM_FF-9-SLOW Source: INT3\S08:WARN-EVENT9
Sink : INT3\S23:FIRST-T/W
ALARM_FFO-9-SLOW Source: INT3\S08:WARN-EVENT9
Sink : INT3\S23:FIRST-T/W
ALARM_SFF-9-SLOW Source: INT3\S08:WARN-EVENT9
Sink : INT1\S08:FAULT-EVENT1 INT3\S09:WARN-EVENT10
INTERN_FMO-INT3-9 Source: INT3\S08:WARN-EVENT9
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_SUMW-INT3-9 Source: INT3\S08:WARN-EVENT9
Sink : INT1\S07:SUMMARY-F/W
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S08:WARN-EVENT9WARNING HANDLING
Johannes Gonser
ATBDE / J.Gonser
05-11-29
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S008 2
F01/K01
A 4 E 130
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS10
>=1
B
9
>=1
B
8
>=1
B
7
>=1
B
6
>=1
B
5
>=1
B
4
>=1
B
3
>=1
B
2
>=1
B
1INTERN_RESET AF
AFFALARM_SFF-9-SLOW
TRIP_SFF-1-FAST SFFI
HW-ErrorINTERN_Status-Kombi-1.0
Shortcircuit outINTERN_Status-Kombi-1.4 .0
HW-ErrorINTERN_Status-Kombi-2.0
Shortcircuit outINTERN_Status-Kombi-2.4 .1
HW-ErrorINTERN_Status-GDB-R1.0
SW-ErrorINTERN_Status-GDB-R1.1
Shortcircuit outINTERN_Status-GDB-R1.4 .2
INTERN_Status-GDB-R2.0
INTERN_Status-GDB-R2.1
INTERN_Status-GDB-R2.4 .3
INTERN_Status-GDB-S1.0
INTERN_Status-GDB-S1.1
INTERN_Status-GDB-S1.4 .4
INTERN_Status-GDB-S2.0
INTERN_Status-GDB-S2.1
INTERN_Status-GDB-S2.4 .5
INTERN_Status-GDB-T1.0
INTERN_Status-GDB-T1.1
INTERN_Status-GDB-T1.4 .6
INTERN_Status-GDB-T2.0
INTERN_Status-GDB-T2.1
INTERN_Status-GDB-T2.4 .7 0B .8 0B .9 0B .10 0B .11 0B .12 0B .13 0B .14 0B .15
Y FM
ALARM_SFF-10-SLOWSFF
INTERN_SUMW-INT3-10SF
ALARM_FFO-10-SLOWFFOFLO
INTERN_FMO-INT3-10FMO
Warning Handling:
Bit:0 Code:145 "W: Hardware error UAC326-1"
Bit:1 Code:146 "W: Hardware error UAC326-2"
Bit:2 Code:147 "W: Hardware error GDB021-R1"
Bit:3 Code:148 "W: Hardware error GDB021-R2"
Bit:4 Code:149 "W: Hardware error GDB021-S1"
Bit:5 Code:150 "W: Hardware error GDB021-S2"
Bit:6 Code:151 "W: Hardware error GDB021-T1"
Bit:7 Code:152 "W: Hardware error GDB021-T2"
INPUT CROSSREFERENCE:
ALARM_SFF-9-SLOW Source: INT3\S08:WARN-EVENT9
Sink : INT1\S08:FAULT-EVENT1 INT3\S09:WARN-EVENT10
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_Status-GDB-R1.0 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-R1.1 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-R1.4 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-R2.0 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-R2.1 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-R2.4 Source: INT3\S01:B448-INPUT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S09:WARN-EVENT10WARNING HANDLING
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S009 1
F01/K01
A 4 E 131
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INTERN_Status-GDB-S1.1 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-S1.4 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-S2.0 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-S2.1 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-S2.4 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-T1.0 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-T1.1 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-T1.4 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-T2.0 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-T2.1 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-GDB-T2.4 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-Kombi-1.0 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-Kombi-1.4 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-Kombi-2.0 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
INTERN_Status-Kombi-2.4 Source: INT3\S01:B448-INPUT
Sink : INT3\S09:WARN-EVENT10
TRIP_SFF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
OUTPUT CROSSREFERENCE:
ALARM_FF-10-SLOW Source: INT3\S09:WARN-EVENT10
Sink : INT3\S23:FIRST-T/W
ALARM_FFO-10-SLOW Source: INT3\S09:WARN-EVENT10
Sink : INT3\S23:FIRST-T/W
ALARM_SFF-10-SLOW Source: INT3\S09:WARN-EVENT10
Sink : INT1\S08:FAULT-EVENT1
INTERN_FMO-INT3-10 Source: INT3\S09:WARN-EVENT10
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_SUMW-INT3-10 Source: INT3\S09:WARN-EVENT10
Sink : INT1\S07:SUMMARY-F/W
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S09:WARN-EVENT10WARNING HANDLING
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S009 2
F01/K01
A 4 E 132
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
&
B
9
&
B
8
&
B
7
&
B
6
&
B
5
&
B
4 >=1
B
3
&
B
2
PANEL_C>LOCAL-AUX-OFF INTERN_LOCAL-AUX-OF
INTERN_CENTRAL-SEL
PANEL_C>LOCAL-MVD-ON INTERN_LOCAL-MVD-ON
PANEL_C>LOCAL-MVD-OFF INTERN_LOCAL-MVD-OF
PANEL_C>LOCAL-START INTERN_LOCAL-START
PANEL_C>LOCAL-STOP INTERN_LOCAL-STOP
PANEL_C>LOCAL-FORWARD INTERN_LOCAL-FORWARD
PANEL_C>LOCAL-REVERSE INTERN_LOCAL-REVERS
INPUT CROSSREFERENCE:
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_LOCAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX INT3\S10:PRIOSEL-2 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
PANEL_C>LOCAL-AUX-OFF Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-AUX-ON Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-FORWARD Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-MVD-OFF Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-MVD-ON Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-REVERSE Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-START Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S10:PRIOSEL-2
PANEL_C>LOCAL-STOP Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S10:PRIOSEL-2
OUTPUT CROSSREFERENCE:
INTERN_LOCAL-AUX-OFF Source: INT3\S10:PRIOSEL-2
Sink : INT3\S13:START-UP-AUX
INTERN_LOCAL-AUX-ON Source: INT3\S10:PRIOSEL-2
Sink : INT3\S13:START-UP-AUX
INTERN_LOCAL-FORWARD Source: INT3\S10:PRIOSEL-2
Sink : INT3\S12:PRIOSEL-4
INTERN_LOCAL-MVD-OFF Source: INT3\S10:PRIOSEL-2
Sink : INT3\S15:MVD-ON-OFF
INTERN_LOCAL-MVD-ON Source: INT3\S10:PRIOSEL-2
Sink : INT3\S15:MVD-ON-OFF
INTERN_LOCAL-REVERSE Source: INT3\S10:PRIOSEL-2
Sink : INT3\S12:PRIOSEL-4
INTERN_LOCAL-START Source: INT3\S10:PRIOSEL-2
Sink : INT3\S12:PRIOSEL-4
INTERN_LOCAL-STOP Source: INT3\S10:PRIOSEL-2
Sink : INT3\S12:PRIOSEL-4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S10:PRIOSEL-2PRIORITY MODE LOCAL
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S010
F01/K01
A 4 E 133
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
&
B
24
>=1
B
23
&
B
22
>=1
B
21
>=1
B
20
&
B
19
&
B
18
&
B
17
&
B
16
&
B
15
&
B
14
&
B
13
&
B
12
&
B
11
>=1
B
10
&
B
9
&
B
8
>=1
B
7
&
B
6
&
B
5
&
B
4
&
B
3
&
B
2
LCB_C>LCB-AUX-OFF INTERN_LCB-AUX-OFF
LCB_C>LCB-MVD-ON INTERN_LCB-MVD-ON
LCB_C>LCB-MVD-OFF INTERN_LCB-MVD-OFF
LCB_C>LCB-START
INTERN_CREEPING
LCB_C>LCB-START-EXT INTERN_LCB-START
LCB_C>LCB-STOP
LCB_C>LCB-STOP-EXT INTERN_LCB-STOP
LCB_C>LCB-FASTER INTERN_LCB-FASTER
LCB_C>LCB-SLOWER INTERN_LCB-SLOWER
LCB_C>LCB-FORWARD
LCB_C>LCB-REVERSE o INTERN_LCB-FORWARD
o INTERN_LCB-REVERSE
LCB_C>LCB-CREEPING INTERN_LCB-CREEPING
LCB_C>LCB-INCHING INTERN_LCB-INCHING
LCB_C>LCB-NORMAL INTERN_LCB-NORMAL
INTERN_CENTRAL-SEL
MODBUS-O_C>HV-BREAKERS-ON INTERN_CENTRAL-MVD-O
MODBUS-O_C>MILLDR-ON INTERN_CENTRAL-MILL
INTERN_INCHING
LCB_C>LCB-MAN-LOWER
LCB_LCB-MANLOW-EXT
INTERN_-WRe-CONTROL o
INTERN_MILL-RUNNING o INTERN_LCB-MAN-LOWER
oo
INTERN_NORMAL
LCB_C>LCB-RE-ROCKING INTERN_LCB-RE-ROCKIN
INPUT CROSSREFERENCE:
INTERN_-WRe-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S07:SUMMARY-F/W INT3\S08:WARN-EVENT9 INT3\S11:PRIOSEL-3 INT3\S05:FAULT-EVENT6 INT3\S16:START/STOP INT3\S17:MILL-O
INT3\S12:PRIOSEL-4
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_CREEPING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3 INT3\S12:PRIOSEL-4
INT2\S14:START-PARS INT2\S23:EXCITAT-1 INT2\S17:NW2
INTERN_INCHING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INT3\S12:PRIOSEL-4 INT2\S14:START-PARS INT2\S32:ANGLECAPTUR
INTERN_LCB-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 PANEL-AFC094\S04:LED:F1-F16 INT3\S14:START-UP-AUX INT3\S11:PRIO
INT3\S22:STATUS-INDIC INT3\S16:START/STOP INT3\S21:RESET/LT INT3\S12:PRIOSEL-4
INTERN_MILL-RUNNING Source: INT3\S22:STATUS-INDIC
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S11:PRIOSEL-3PRIORITY MODES LCB / REMOTE
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S011 1
F01/K01
A 4 E 134
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
LCB_C>LCB-AUX-OFF Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-AUX-ON Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-CREEPING Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-FASTER Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-FORWARD Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-INCHING Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-MAN-LOWER Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-MVD-OFF Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-MVD-ON Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-NORMAL Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-RE-ROCKING Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-REVERSE Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-SLOWER Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-START Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-START-EXT Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-STOP Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_C>LCB-STOP-EXT Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
LCB_LCB-MANLOW-EXT Source: INT3\S04:LCB-IN1
Sink : INT3\S11:PRIOSEL-3
MODBUS-O_C>HV-BREAKERS-ON Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S11:PRIOSEL-3
MODBUS-O_C>MILLDR-ON Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S11:PRIOSEL-3
OUTPUT CROSSREFERENCE:
INTERN_CENTRAL-MILL-ON Source: INT3\S11:PRIOSEL-3
Sink : INT3\S16:START/STOP
INTERN_CENTRAL-MVD-ON Source: INT3\S11:PRIOSEL-3
Sink : INT3\S15:MVD-ON-OFF
INTERN_LCB-AUX-OFF Source: INT3\S11:PRIOSEL-3
Sink : INT3\S13:START-UP-AUX
INTERN_LCB-AUX-ON Source: INT3\S11:PRIOSEL-3
Sink : INT3\S13:START-UP-AUX
INTERN_LCB-CREEPING Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-FASTER Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-FORWARD Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-INCHING Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-MAN-LOWER Source: INT3\S11:PRIOSEL-3
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN
INTERN_LCB-MVD-OFF Source: INT3\S11:PRIOSEL-3
Sink : INT3\S15:MVD-ON-OFF
INTERN_LCB-MVD-ON Source: INT3\S11:PRIOSEL-3
Sink : INT3\S15:MVD-ON-OFF
INTERN_LCB-NORMAL Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-RE-ROCKING Source: INT3\S11:PRIOSEL-3
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN
INTERN_LCB-REVERSE Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-SLOWER Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-START Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-STOP Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S11:PRIOSEL-3PRIORITY MODES LCB / REMOTE
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S011 2
F01/K01
A 4 E 135
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SWI40
>=139
&38
36
THRUL35
RSFF34
>=1
B
33
&
B
32
>=1
B
31
RSFF30
>=1
B
29
>=1
B
28
&
B
27
RSFF26
>=1
B
25
&
B
24
>=1
B
23
>=1
B
22
MS
S
21
RSFF20
&
B
19
>=1
B
18
MS
S
17
MS
S
16
MS
S
15
&
B
14
>=1
B
13
>=1
B
12
&
B
11
&
B
10
>=1
B
9 &
B
8
RSFF 7
&
B
6
>=1
B
5
&
B
4
&
B
3
>=1
B
2INTERN_LOCAL-STOP
INTERN_LCB-STOP INTERN_CC:STOP
logic 1 = stopINTERN_INCHING-STOP-2 INTERN_INCHING-STOP
SR
INTERN_CREEP-STOPQINTERN_LOCAL-SEL
PANEL_C>LOCAL-SLOWER
INTERN_LCB-SLOWER INTERN_SLOWER
PANEL_C>LOCAL-FASTER
INTERN_LCB-FASTER INTERN_FASTER
INTERN_CENTRAL-SEL
MODBUS-O_C>REVERSE
INTERN_LOCAL-REVERSE
INTERN_LCB-REVERSE
INTERN_-WRe o S
o / 1s T
/T\
/ 1S T
/T\
1B / 1s T
/T\
INTERN_LOCAL-FORWARD
INTERN_LCB-FORWARDo R
INTERN_REVERSEQINTERN_LCB-INCHING
INTERN_LCB-SEL / 1S T
/T\
INTERN_START-PI*TAST o 0B
INTERN_LCB-NORMAL
<
MODBUS-O_C>Local-ReleaseS
o RINTERN_INCHING
<
Q
S
INTERN_LCB-CREEPING
<
RINTERN_NORMALQ
S
o RINTERN_CREEPING
<
Q
INTERN_INCH-OR-CREE
0BParamGrp_TestFor1 SELX1
1B
80% = 9.043 rpmINTERN_[nx] X
ParamGrp_ChangeCont-Limit UPLIM
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S12:PRIOSEL-4PRIORITY MODE (SLOW/FAST;REVERSE;INCHING.)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S012 1
F01/K01
A 4 E 136
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of a
pat
ent a
nd r
egis
trat
ion
of a
noth
er in
dust
rial r
ight
. Mca
tion,
in p
artic
ular
rep
rodu
ctio
n or
han
dlin
g ov
er to
thi
is p
rohi
bite
d; it
is c
ivill
y an
d cr
imin
ally
act
iona
ble.
B
B
BS 1SParamGrp_Control-Delay T
T/ o
0BParamGrp_Softw-low-speed X0
0BParamGrp_TestFor2 X1 INTERN_SW-Change-ov
INPUT CROSSREFERENCE:
INTERN_-WRe Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S06:DET-UE/IE,UN INT3\S19:INCH-ANGLE INT3\S12:PRIOSEL-4 INT2\S06:INTEG
INTERN_-WRe-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S07:SUMMARY-F/W INT3\S08:WARN-EVENT9 INT3\S11:PRIOSEL-3 INT3\S05:FAULT-EVENT6 INT3\S16:START/STOP INT3\S17:MILL-O
INT3\S12:PRIOSEL-4
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_INCHING-STOP-2 Source: INT3\S20:INCH-ANGLE
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-CREEPING Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-FASTER Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-FORWARD Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-INCHING Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-NORMAL Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-REVERSE Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 PANEL-AFC094\S04:LED:F1-F16 INT3\S14:START-UP-AUX INT3\S11:PRIO
INT3\S22:STATUS-INDIC INT3\S16:START/STOP INT3\S21:RESET/LT INT3\S12:PRIOSEL-4
INTERN_LCB-SLOWER Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-START Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LCB-STOP Source: INT3\S11:PRIOSEL-3
Sink : INT3\S12:PRIOSEL-4
INTERN_LOCAL-FORWARD Source: INT3\S10:PRIOSEL-2
Sink : INT3\S12:PRIOSEL-4
INTERN_LOCAL-REVERSE Source: INT3\S10:PRIOSEL-2
Sink : INT3\S12:PRIOSEL-4
INTERN_LOCAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX INT3\S10:PRIOSEL-2 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
INTERN_LOCAL-START Source: INT3\S10:PRIOSEL-2
Sink : INT3\S12:PRIOSEL-4
INTERN_LOCAL-STOP Source: INT3\S10:PRIOSEL-2
Sink : INT3\S12:PRIOSEL-4
INTERN_START-PI*TAST Source: INT3\S16:START/STOP
Sink : INT3\S17:MILL-ON,WR BACKGND\S04:MODE-SELECT INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
INTERN_[nx] Source: INT2\S13:NX
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4 INT2\S15:NX-LIMITS INT2\S26:EXCITAT-4 INT2\S13:NX INT2\
INT2\S04:INTEG1
MODBUS-O_C>Local-Release Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S03:PANEL-INPUT2 INT3\S12:PRIOSEL-4
MODBUS-O_C>REVERSE Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S12:PRIOSEL-4
PANEL_C>LOCAL-FASTER Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S12:PRIOSEL-4
PANEL_C>LOCAL-SLOWER Source: INT3\S03:PANEL-INPUT2
Sink : INT3\S12:PRIOSEL-4
ParamGrp_ChangeCont-Limit Source: ?
Sink : INT3\S12:PRIOSEL-4
ParamGrp_Control-Delay Source: ?
Sink : INT3\S12:PRIOSEL-4
ParamGrp_Softw-low-speed Source: ?
Sink : INT3\S12:PRIOSEL-4
ParamGrp_TestFor1 Source: ?
Sink : INT3\S12:PRIOSEL-4
ParamGrp_TestFor2 Source: ?
Sink : INT3\S12:PRIOSEL-4
OUTPUT CROSSREFERENCE:
INTERN_CC:START Source: INT3\S12:PRIOSEL-4
Sink : INT3\S16:START/STOP
INTERN_CC:STOP Source: INT3\S12:PRIOSEL-4
Sink : INT3\S16:START/STOP
INTERN_CREEP-STOP Source: INT3\S12:PRIOSEL-4
Sink : INT3\S18:BRAKE-HORN INT3\S16:START/STOP
INTERN_CREEPING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3 INT3\S12:PRIOSEL-4
INT2\S14:START-PARS INT2\S23:EXCITAT-1 INT2\S17:NW2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S12:PRIOSEL-4PRIORITY MODE (SLOW/FAST;REVERSE;INCHING.)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S012 2
F01/K01
A 4 E 137
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT3\S18:BRAKE-HORN INT3\S12:PRIOSEL-4 INT2\S14:START-PARS
INTERN_INCHING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INT3\S12:PRIOSEL-4 INT2\S14:START-PARS INT2\S32:ANGLECAPTUR
INTERN_INCHING-STOP Source: INT3\S12:PRIOSEL-4
Sink : INT3\S16:START/STOP INT3\S17:MILL-ON,WR
INTERN_NORMAL Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
INTERN_SLOWER Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1 INT3\S19:INCH-ANGLE INT2\S16:NW1
INTERN_SW-Change-over-1 Source: INT3\S12:PRIOSEL-4
Sink : INT1\S14:PHASE-SHIFT3 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIFT1 INT2\S34:TRANSFER/30 INT2\S23:EXCITAT-1 INT2\S13:NX
INT2\S09:INTEG6 INT2\S08:INTEG5 INT2\S07:INTEG4 INT2\S06:INTEG3 INT2\S05:INTEG2 INT2\S04:INTEG1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S12:PRIOSEL-4PRIORITY MODE (SLOW/FAST;REVERSE;INCHING.)
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S012 3
F01/K01
A 4 E 138
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANB
9
TRANB
8
RSFF 7
>=1
B
6
MS
S
5
&
B
MS
MS
3
MS
MS
2
BMODBUS-O_C>AUX-ON/OFF
MODBUS-O_FB>AUX-AVAILABLE S
o / 500ms T
/T\
o / 500MS T
/T\
INTERN_LOCAL-AUX-OFF
INTERN_LCB-AUX-OFF
o / 20S T
/T\ RINTERN_AUX-ON
<
Q
MODBUS-I_C/AUX-ON/O
MODBUS-O_FB>AUX-RUNNING INTERN_AUX-RUNNING
INPUT CROSSREFERENCE:
INTERN_LCB-AUX-OFF Source: INT3\S11:PRIOSEL-3
Sink : INT3\S13:START-UP-AUX
INTERN_LCB-AUX-ON Source: INT3\S11:PRIOSEL-3
Sink : INT3\S13:START-UP-AUX
INTERN_LOCAL-AUX-OFF Source: INT3\S10:PRIOSEL-2
Sink : INT3\S13:START-UP-AUX
INTERN_LOCAL-AUX-ON Source: INT3\S10:PRIOSEL-2
Sink : INT3\S13:START-UP-AUX
MODBUS-O_C>AUX-ON/OFF Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S13:START-UP-AUX
MODBUS-O_FB>AUX-AVAILABLE Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S08:WARN-EVENT9 INT3\S13:START-UP-AUX
MODBUS-O_FB>AUX-RUNNING Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S13:START-UP-AUX
OUTPUT CROSSREFERENCE:
INTERN_AUX-ON Source: INT3\S13:START-UP-AUX
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX INT3\S13:START-UP-AUX
INTERN_AUX-RUNNING Source: INT3\S13:START-UP-AUX
Sink : INT3\S16:START/STOP BACKGND\S03:COOL-MONITOR PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF INT3\S17:MILL-ON,WR
MODBUS-I_C/AUX-ON/OFF Source: INT3\S13:START-UP-AUX
Sink : INT3-MODBUS\S04:COMMAND-1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S13:START-UP-AUXAUXILIARIES ON/OFF
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S013
F01/K01
A 4 E 139
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
&
B
20
OND
S
19
RSFF18
CNT17
MS
MS
16
RSFF15
OND
S
14
>=1
B
13
OFD
S
12
SWI
B
11
>=1
B
10
>=1
B
9
OFD
S
8
SWI
B
7
>=1
B
6
SWI
B
5 OND
S
4
>=1
B
3
>=1
B
2
B
INTERN_LOCAL-SEL
INTERN_C>SERVICE
MODBUS-O_C>CCcool-release
INTERN_AUX-ON o
INTERN_F/COOL-LEVEL
INTERN_F/COOL-FLOW-CONV
logic 0 = FAULTMODBUS-O_F>COOL-PUMP1 o SELX1
INTERN_W/COOL-PRESS / 2s T
T/ SELX1X0
o X1 o
MODBUS-O_F>COOL-PUMP2 o X0 0B X1 \
2s TMODBUS-I_C/CYCLO-PUMT\
o SELX1
o X0 0B X1 \
2s TMODBUS-I_C/CYCLO-PUMT\
INTERN_COOL-PUMP1or
o / 3600s T
T/ So R
<
Q CLK/
/ 100ms T
/T\ R
00A8HParamGrp_TIME-PUMP-CHANGE N#
<
>=N SR
INTERN_COOL-PUMP-CHA
<
Q
/
1s TT/
<
INPUT CROSSREFERENCE:
INTERN_AUX-ON Source: INT3\S13:START-UP-AUX
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX INT3\S13:START-UP-AUX
INTERN_C>SERVICE Source: INT3\S03:PANEL-INPUT2
Sink : BACKGND\S04:MODE-SELECT PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_F/COOL-FLOW-CONV Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S14:START-UP-AUX INT3\S05:FAULT-EVENT6
INTERN_F/COOL-LEVEL Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S14:START-UP-AUX INT3\S05:FAULT-EVENT6
INTERN_LCB-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 PANEL-AFC094\S04:LED:F1-F16 INT3\S14:START-UP-AUX INT3\S11:PRIO
INT3\S22:STATUS-INDIC INT3\S16:START/STOP INT3\S21:RESET/LT INT3\S12:PRIOSEL-4
INTERN_LOCAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX INT3\S10:PRIOSEL-2 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
INTERN_W/COOL-PRESS Source: BACKGND\S03:COOL-MONITOR
Sink : INT3\S14:START-UP-AUX INT3\S07:WARN-EVENT8
MODBUS-O_C>CCcool-release Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S14:START-UP-AUX
MODBUS-O_F>COOL-PUMP1 Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S14:START-UP-AUX
MODBUS-O_F>COOL-PUMP2 Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S14:START-UP-AUX
ParamGrp_TIME-PUMP-CHANGE Source: ?
Sink : INT3\S14:START-UP-AUX
OUTPUT CROSSREFERENCE:
INTERN_COOL-PUMP-CHANGE Source: INT3\S14:START-UP-AUX
Sink : INT3\S14:START-UP-AUX
INTERN_COOL-PUMP1or2-ON Source: INT3\S14:START-UP-AUX
Sink : BACKGND\S03:COOL-MONITOR
MODBUS-I_C/CYCLO-PUMP1-ON Source: INT3\S14:START-UP-AUX
Sink : INT3-MODBUS\S04:COMMAND-1 INT3\S14:START-UP-AUX
MODBUS-I_C/CYCLO-PUMP2-ON Source: INT3\S14:START-UP-AUX
Sink : INT3-MODBUS\S04:COMMAND-1 INT3\S14:START-UP-AUX
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S14:START-UP-AUXCYCLOCONVERTER COOLING PUMPS
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S014
F01/K01
A 4 E 140
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANB
12
TRANB
11
OND
MS
10
OND
S
9
OND
MS
8
RSFF 7
>=1
B
6
&
B
5
&
B
4
&
B
3
BB
INTERN_LCB-MVD-ON
INTERN_CENTRAL-MVD-ON S
INTERN_MVD1-OFF
INTERN_LOCAL-MVD-OFF
INTERN_LCB-MVD-OFF
UDA327:3_S>MVD1-FEEDBACK o
UDA327:3_S>MVD2-FEEDBACK o
oINTERN_CENTRAL-SEL
UDA327:3_S>MVD1-FAULT o
UDA327:3_S>MVD2-FAULT o
R
CB-StatorINTERN_MVD1-ONQ
/ 1500ms T
<
T/
/ 2S T
CB-RotorINTERN_MVD2-ONT/
/ 4000MS T
INTERN_MVD-ON
<
T/
INTERN_F/MVD-FEEDBA
INTERN_F/MVD2-FEEDBA
INPUT CROSSREFERENCE:
INTERN_AUX-RUNNING Source: INT3\S13:START-UP-AUX
Sink : INT3\S16:START/STOP BACKGND\S03:COOL-MONITOR PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF INT3\S17:MILL-ON,WR
INTERN_CENTRAL-MVD-ON Source: INT3\S11:PRIOSEL-3
Sink : INT3\S15:MVD-ON-OFF
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_LCB-MVD-OFF Source: INT3\S11:PRIOSEL-3
Sink : INT3\S15:MVD-ON-OFF
INTERN_LCB-MVD-ON Source: INT3\S11:PRIOSEL-3
Sink : INT3\S15:MVD-ON-OFF
INTERN_LOCAL-MVD-OFF Source: INT3\S10:PRIOSEL-2
Sink : INT3\S15:MVD-ON-OFF
INTERN_LOCAL-MVD-ON Source: INT3\S10:PRIOSEL-2
Sink : INT3\S15:MVD-ON-OFF
INTERN_MVD1-OFF Source: INT1\S07:SUMMARY-F/W
Sink : INT3\S15:MVD-ON-OFF INT1\S07:SUMMARY-F/W
UDA327:3_S>MVD1-FAULT Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S08:FAULT-EVENT1 INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD1-FEEDBACK Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S07:SUMMARY-F/W INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD2-FAULT Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S08:FAULT-EVENT1 INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD2-FEEDBACK Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S15:MVD-ON-OFF
OUTPUT CROSSREFERENCE:
INTERN_F/MVD-FEEDBACK Source: INT3\S15:MVD-ON-OFF
Sink : INT1\S08:FAULT-EVENT1
INTERN_F/MVD2-FEEDBACK Source: INT3\S15:MVD-ON-OFF
Sink : INT1\S10:FAULT-EVENT3
INTERN_MVD-ON Source: INT3\S15:MVD-ON-OFF
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR
INTERN_MVD1-ON Source: INT3\S15:MVD-ON-OFF
Sink : INT1\S07:SUMMARY-F/W PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF
INTERN_MVD2-ON Source: INT3\S15:MVD-ON-OFF
Sink : INT1\S07:SUMMARY-F/W INT3\S15:MVD-ON-OFF
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S15:MVD-ON-OFFMEDIUM VOLTAGE DEVICE ON/OFF
Johannes Gonser
ATBDE / J.Gonser
05-11-24
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S015
F01/K01
A 4 E 141
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRAN
B
27
RSFF26
>=1
B
25
&
B
24
&
B
23
&
B
22
&
B
21
&
B
20
TRANB
19
TRANB
18
MS&
S
17
OND
S
16
RSFF15
>=1
B
14
&
B
13
MS
MS
12
&
B
11
MS
MS
10
MS
MS
9
OND
MS
8
&
B
7
MS
MS
6
&
B
5
>=1
B
4
OFD
MS
3
OND
S
B1 = Stand StillINTERN_StandStill-ON o
/
4SParamGrp_MoveFault-Delay1 T
T/ \
500MSParamGrp_MoveFault-Delay2 T
INTERN_F/Mill-MovingT\
oINTERN_MILL-RTS
INTERN_MVD-ON
INTERN_CENTRAL-MILL-ON
INTERN_CC:START
MODBUS-O_NonCritricalStop o
MODBUS-O_ProcessInterlock o S
oo /
100ms T/T\
INTERN_AUX-RUNNING o
INTERN_Arcnet-Fault
oINTERN_CC:STOP
INTERN_INCHING-STOP
INTERN_CREEP-STOP /
1700MSParamGrp_CreepStop-Mant T
T/ / 100ms T
/T\
o
o / 100ms T
/T\
o
/ 100ms T
/T\ R
<
Q / 15s T
INTERN_STARTT/
/
15SParamGrp_time-HORN-sound T
INTERN_HORN-start-up/T&\
INTERN_START-PI*TAS
MODBUS-I_Mill-startINTERN_CENTRAL-SEL
o
INTERN_LCB-SEL
S
RINTERN_STOPQ
INTERN_STOP-RESET
INPUT CROSSREFERENCE:
INTERN_-WRe-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S07:SUMMARY-F/W INT3\S08:WARN-EVENT9 INT3\S11:PRIOSEL-3 INT3\S05:FAULT-EVENT6 INT3\S16:START/STOP INT3\S17:MILL-O
INT3\S12:PRIOSEL-4
INTERN_AUX-RUNNING Source: INT3\S13:START-UP-AUX
Sink : INT3\S16:START/STOP BACKGND\S03:COOL-MONITOR PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF INT3\S17:MILL-ON,WR
INTERN_Arcnet-Fault Source: INT1\S09:FAULT-EVENT2
Sink : INT1\S09:FAULT-EVENT2 INT3\S16:START/STOP
INTERN_CC:START Source: INT3\S12:PRIOSEL-4
Sink : INT3\S16:START/STOP
INTERN_CC:STOP Source: INT3\S12:PRIOSEL-4
Sink : INT3\S16:START/STOP
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S16:START/STOPINTERNAL: START /STOP/ INCH-START
Johannes Gonser
ATBDE / J.Gonser
07-06-02
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S016 1
F01/K01
A 4 E 142
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_CREEP-STOP Source: INT3\S12:PRIOSEL-4
Sink : INT3\S18:BRAKE-HORN INT3\S16:START/STOP
INTERN_INCHING-STOP Source: INT3\S12:PRIOSEL-4
Sink : INT3\S16:START/STOP INT3\S17:MILL-ON,WR
INTERN_LCB-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 PANEL-AFC094\S04:LED:F1-F16 INT3\S14:START-UP-AUX INT3\S11:PRIO
INT3\S22:STATUS-INDIC INT3\S16:START/STOP INT3\S21:RESET/LT INT3\S12:PRIOSEL-4
INTERN_MILL-RTS Source: INT3\S17:MILL-ON,WR
Sink : INT3\S16:START/STOP INT3-MODBUS\S03:STATUS-1
INTERN_MVD-ON Source: INT3\S15:MVD-ON-OFF
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR
INTERN_StandStill-ON Source: INT3\S25:STANDSTILL-L
Sink : INT3\S16:START/STOP
MODBUS-I_C/Brake-normal Source: INT3\S18:BRAKE-HORN
Sink : INT3\S16:START/STOP INT3-MODBUS\S04:COMMAND-1
MODBUS-O_NonCritricalStop Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S08:WARN-EVENT9 INT3\S16:START/STOP
MODBUS-O_ProcessInterlock Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S08:WARN-EVENT9 INT3\S16:START/STOP
ParamGrp_CreepStop-Mant Source: ?
Sink : INT3\S16:START/STOP
ParamGrp_MoveFault-Delay1 Source: ?
Sink : INT3\S16:START/STOP
ParamGrp_MoveFault-Delay2 Source: ?
Sink : INT3\S16:START/STOP
ParamGrp_time-HORN-sound Source: ?
Sink : INT3\S16:START/STOP
OUTPUT CROSSREFERENCE:
INTERN_F/Mill-Moving Source: INT3\S16:START/STOP
Sink : INT3\S05:FAULT-EVENT6 INT3\S16:START/STOP
INTERN_HORN-start-up Source: INT3\S16:START/STOP
Sink : INT3\S18:BRAKE-HORN
INTERN_START Source: INT3\S16:START/STOP
Sink : INT3\S17:MILL-ON,WR INT2\S14:START-PARS INT2\S16:NW1
INTERN_START-PI*TAST Source: INT3\S16:START/STOP
Sink : INT3\S17:MILL-ON,WR BACKGND\S04:MODE-SELECT INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
INTERN_STOP Source: INT3\S16:START/STOP
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S17:MILL-ON,WR INT2\S19:ROCK-STOP INT2\S16:NW1
INTERN_STOP-RESET Source: INT3\S16:START/STOP
Sink : INT3\S17:MILL-ON,WR
MODBUS-I_Mill-start-up Source: INT3\S16:START/STOP
Sink : INT3-MODBUS\S03:STATUS-1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S16:START/STOPINTERNAL: START /STOP/ INCH-START
Johannes Gonser
ATBDE / J.Gonser
07-06-02
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S016 2
F01/K01
A 4 E 143
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANB
16
OND
MS
15
OND
MS
14
OND
MS
13
&
B
12
RSFF11
OND
S
10
SWI
S
9
RSFF 8
&
B
7
&
B
6
>=1
B
5 &
B
4
MS
S
>=1
B
oINTERN_CENTRAL-SEL /
150SParamGrp_CC-start-delay T
INTERN_Block-Start/T\
INTERN_&FAULT ooo INTERN_CC:RTS
MODBUS-O_KNIF-STAT-CLOSED
MODBUS-O_KNIF-ROT-CLOSED
INTERN_AUX-RUNNING
INTERN_MVD-ON INTERN_MILL-RTS
oo
INTERN_START
INTERN_INCHING-STOP o
MODBUS-O_FB>Brake-release oo
INTERN_BRIDGE
INTERN_STOP /
INTERN_60%-n S
INTERN_STOP-RESET RQ SELX1
9SParamGrp_RS:WR-DELAY-N<< X0
15SParamGrp_RS:WR-DELAY-N>> X1 T
T/ S
RQ o INTERN_-WRe-CONTROL
</
5000MSParamGrp_REL-WRc-CONTROL T
INTERN_-WRc-CONTROLT/
INTERN_START-PI*TAST /
5000MSParamGrp_brake-release T
INTERN_brake-releasT/
/
15000MSParamGrp_brak-supervision T
<
T/
o INTERN_F/Brake-rele
PULSE RELEASE FOR ROTOR AND STATOR
BLOCK2 : WAITING TIME ACC. TO CONTRACT
(10 x 30s STARTS/h)
INPUT CROSSREFERENCE:
INTERN_&FAULT Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S07:SUMMARY-F/W INT3\S17:MILL-ON,WR
INTERN_&WARNING Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S07:SUMMARY-F/W INT3\S17:MILL-ON,WR
INTERN_60%-n Source: INT2\S13:NX
Sink : INT3\S17:MILL-ON,WR INT2\S15:NX-LIMITS INT2\S14:START-PARS
INTERN_AUX-RUNNING Source: INT3\S13:START-UP-AUX
Sink : INT3\S16:START/STOP BACKGND\S03:COOL-MONITOR PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF INT3\S17:MILL-ON,WR
INTERN_BRIDGE Source: INT3\S18:BRAKE-HORN
Sink : INT3\S18:BRAKE-HORN INT3\S17:MILL-ON,WR
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_INCHING-STOP Source: INT3\S12:PRIOSEL-4
Sink : INT3\S16:START/STOP INT3\S17:MILL-ON,WR
INTERN_MVD-ON Source: INT3\S15:MVD-ON-OFF
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR
INTERN_START Source: INT3\S16:START/STOP
Sink : INT3\S17:MILL-ON,WR INT2\S14:START-PARS INT2\S16:NW1
INTERN_START-PI*TAST Source: INT3\S16:START/STOP
Sink : INT3\S17:MILL-ON,WR BACKGND\S04:MODE-SELECT INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
INTERN_STOP Source: INT3\S16:START/STOP
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S17:MILL-ON,WR INT2\S19:ROCK-STOP INT2\S16:NW1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S17:MILL-ON,WRCC-RTS/WR-RELEASE
Johannes Gonser
ATBDE / J.Gonser
07-06-01
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S017 1
F01/K01
A 4 E 144
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT3\S17:MILL-ON,WR
MODBUS-O_KNIF-ROT-CLOSED Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S17:MILL-ON,WR
MODBUS-O_KNIF-STAT-CLOSED Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S17:MILL-ON,WR
ParamGrp_CC-start-delay Source: ?
Sink : INT3\S17:MILL-ON,WR
ParamGrp_REL-WRc-CONTROL Source: ?
Sink : INT3\S17:MILL-ON,WR
ParamGrp_RS:WR-DELAY-N<< Source: ?
Sink : INT3\S17:MILL-ON,WR
ParamGrp_RS:WR-DELAY-N>> Source: ?
Sink : INT3\S17:MILL-ON,WR
ParamGrp_brak-supervision Source: ?
Sink : INT3\S17:MILL-ON,WR
ParamGrp_brake-release Source: ?
Sink : INT3\S17:MILL-ON,WR
OUTPUT CROSSREFERENCE:
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
INTERN_-WRe-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S07:SUMMARY-F/W INT3\S08:WARN-EVENT9 INT3\S11:PRIOSEL-3 INT3\S05:FAULT-EVENT6 INT3\S16:START/STOP INT3\S17:MILL-O
INT3\S12:PRIOSEL-4
INTERN_Block-Start Source: INT3\S17:MILL-ON,WR
Sink : INT3\S22:STATUS-INDIC INT3\S17:MILL-ON,WR
INTERN_CC:RTS Source: INT3\S17:MILL-ON,WR
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S17:MILL-ON,WR
INTERN_F/Brake-release Source: INT3\S17:MILL-ON,WR
Sink : INT3\S18:BRAKE-HORN INT2\S03:FAULT-EVENT5
INTERN_MILL-RTS Source: INT3\S17:MILL-ON,WR
Sink : INT3\S16:START/STOP INT3-MODBUS\S03:STATUS-1
INTERN_brake-release Source: INT3\S17:MILL-ON,WR
Sink : INT3\S18:BRAKE-HORN INT3\S17:MILL-ON,WR
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S17:MILL-ON,WRCC-RTS/WR-RELEASE
Johannes Gonser
ATBDE / J.Gonser
07-06-01
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S017 2
F01/K01
A 4 E 145
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
RSFF20
>=1
B
19
MS
S
18 >=1
B
17
&
B
16
MS
MS
15
OND
S
14
>=1
B
13
MS
MS
12
MS
MS
11
MS
MS
10
OND
S
9
&
B
8
OND
S
7B
MS&
S
5 >=1
B
4
MS&
S
3
MS&
S
2
MS&
S
INTERN_CREEPING /
1SParamGrp_HORN-release T
/T&\
INTERN_INCHING /T/T&\
INTERN_LCB-MAN-LOWER /T/T&\
INTERN_CENTRAL-SEL
INTERN_NORMAL /
T/T&\
MLCB (Relay-1)INTERN_HORN
/T
T/ o
INTERN_INCH-OR-CREEP
INTERN_brake-release ologic1 = AppliedMODBUS-I_C/Brake-qu
/ 10s T
T/
INTERN_LCB-RE-ROCKING o / 500ms T
/T\
UDA327:3_F>CC:EMERG-STOP / 500ms T
/T\
INTERN_F/AIR-GAPS o / 500ms T
/T\
o / 500ms T
/T\
oo
/ 10s T
T/
INTERN_-WRc-CONTROL o
INTERN_CREEP-STOP
INTERN_release-brake /
6SParamGrp_brake-befor-roc T
INTERN_BRIDGE/T\
So
INTERN_F/Brake-releaseR
logic0 = AppliedMODBUS-I_C/Brake-noQ
INPUT CROSSREFERENCE:
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_CREEP-STOP Source: INT3\S12:PRIOSEL-4
Sink : INT3\S18:BRAKE-HORN INT3\S16:START/STOP
INTERN_CREEPING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3 INT3\S12:PRIOSEL-4
INT2\S14:START-PARS INT2\S23:EXCITAT-1 INT2\S17:NW2
INTERN_F/AIR-GAPS Source: INT2\S31:AIR-GAP-MON2
Sink : INT3\S18:BRAKE-HORN
INTERN_F/Brake-release Source: INT3\S17:MILL-ON,WR
Sink : INT3\S18:BRAKE-HORN INT2\S03:FAULT-EVENT5
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S18:BRAKE-HORNMECHANICAL BRAKE CONTROL /HORN CONTROL
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S018 1
F01/K01
A 4 E 146
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT3\S18:BRAKE-HORN INT3\S12:PRIOSEL-4 INT2\S14:START-PARS
INTERN_INCHING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INT3\S12:PRIOSEL-4 INT2\S14:START-PARS INT2\S32:ANGLECAPTUR
INTERN_LCB-MAN-LOWER Source: INT3\S11:PRIOSEL-3
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN
INTERN_LCB-RE-ROCKING Source: INT3\S11:PRIOSEL-3
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN
INTERN_NORMAL Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INTERN_brake-release Source: INT3\S17:MILL-ON,WR
Sink : INT3\S18:BRAKE-HORN INT3\S17:MILL-ON,WR
INTERN_release-brake Source: INT3\S19:INCH-ANGLE
Sink : INT3\S18:BRAKE-HORN
MODBUS-O_S>HORN-RELEASE Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S18:BRAKE-HORN
ParamGrp_HORN-release Source: ?
Sink : INT3\S18:BRAKE-HORN
ParamGrp_brake-befor-roc Source: ?
Sink : INT3\S18:BRAKE-HORN
UDA327:3_F>CC:EMERG-STOP Source: INT1\S02:TRANSF>20/40
Sink : INT1\S10:FAULT-EVENT3 INT3\S18:BRAKE-HORN
OUTPUT CROSSREFERENCE:
INTERN_BRIDGE Source: INT3\S18:BRAKE-HORN
Sink : INT3\S18:BRAKE-HORN INT3\S17:MILL-ON,WR
INTERN_HORN Source: INT3\S18:BRAKE-HORN
Sink : LCB-AFC094\S02:TRANS-DO
MODBUS-I_C/Brake-normal Source: INT3\S18:BRAKE-HORN
Sink : INT3\S16:START/STOP INT3-MODBUS\S04:COMMAND-1
MODBUS-I_C/Brake-quick-ap Source: INT3\S18:BRAKE-HORN
Sink : INT3-MODBUS\S04:COMMAND-1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S18:BRAKE-HORNMECHANICAL BRAKE CONTROL /HORN CONTROL
Johannes Gonser
ATBDE / J.Gonser
05-12-06
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S018 2
F01/K01
A 4 E 147
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
&
B
16
RSFF15
MS
MS
14
COMPW13
COMPW12
COMPW11
ADD
%
10
COMPW 9
INT-I 8
MULT
I
7I
SWI
%
5
ADD
%
4
SWI
%
3
SWI
%
2
&
B
1
0IParamGrp_Pole-count- X1 INTERN_pole-counter
X
72IParamGrp_Inching-angle Y
X*YINTERN_INCHING
INTERN_-WRe o SELX1 0% X0
INTERN_SLOWER SELX1 0% X0
-80% X1 +1
INTERN_FASTER SELX1 0% X0
80% X1 +2 X1 + 0% IC
o SIC 0.05% T0/TI
100.00000%ParamGrp_Inching-limit UPLIM
16.66870%ParamGrp_Inching-MinAngle LOLIM
INTERN_i-inching-ang+
XY
X=YINTERN_INCHING-STOPX>Y
X+1
0.87891%ParamGrp_inch-3POLES-REA o +2 Y
X=Y
INTERN_release-brakX>Y
0% XY
INTERN_INCHING-STOPX=YX>Y
25% XY
X=YX>Y
INTERN_76-poles-reached S
INTERN_-WRc-CONTROL o / 100ms T
/T\ RQ o
0BParamGrp_+360degr-disable
<
INPUT CROSSREFERENCE:
INTERN_-WRc-CONTROL Source: INT3\S17:MILL-ON,WR
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S04:DETECT-I> INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT2\S15:NX-LIMI
INT2\S33:FROZENCHARGE INT2\S32:ANGLECAPTUR INT2\S29:AIR-GAP-SUP2 INT2\S28:AIR-GAP-SUP1
INTERN_-WRe Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S11:FAULT-EVENT4 INT1\S07:SUMMARY-F/W INT1\S06:DET-UE/IE,UN INT3\S19:INCH-ANGLE INT3\S12:PRIOSEL-4 INT2\S06:INTEG
INTERN_76-poles-reached Source: INT2\S32:ANGLECAPTUR
Sink : INT3\S19:INCH-ANGLE
INTERN_ActPassPolCount Source: INT2\S32:ANGLECAPTUR
Sink : INT3\S19:INCH-ANGLE INT2\S32:ANGLECAPTUR
INTERN_FASTER Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1 INT3\S19:INCH-ANGLE INT2\S16:NW1
INTERN_INCHING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INT3\S12:PRIOSEL-4 INT2\S14:START-PARS INT2\S32:ANGLECAPTUR
INTERN_SLOWER Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1 INT3\S19:INCH-ANGLE INT2\S16:NW1
ParamGrp_+360degr-disable Source: ?
Sink : INT3\S19:INCH-ANGLE
ParamGrp_Inching-MinAngle Source: ?
Sink : INT3\S19:INCH-ANGLE
ParamGrp_Inching-angle Source: ?
Sink : INT3\S19:INCH-ANGLE
ParamGrp_Inching-limit Source: ?
Sink : INT3\S19:INCH-ANGLE
ParamGrp_Pole-count- Source: ?
Sink : INT3\S19:INCH-ANGLE
ParamGrp_inch-3POLES-REA Source: ?
Sink : INT3\S19:INCH-ANGLE
OUTPUT CROSSREFERENCE:
INTERN_INCHING-STOP-0 Source: INT3\S19:INCH-ANGLE
Sink : INT3\S20:INCH-ANGLE
INTERN_INCHING-STOP-1 Source: INT3\S19:INCH-ANGLE
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S19:INCH-ANGLEINCHING CONTROL
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S019 1
F01/K01
A 4 E 148
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INTERN_pole-counter Source: INT3\S19:INCH-ANGLE
Sink : INT3\S19:INCH-ANGLE
INTERN_release-brake Source: INT3\S19:INCH-ANGLE
Sink : INT3\S18:BRAKE-HORN
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S19:INCH-ANGLEINCHING CONTROL
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S019 2
F01/K01
A 4 E 149
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
g p
INPUT CROSSREFERENCE:
INTERN_INCHING-STOP-0 Source: INT3\S19:INCH-ANGLE
Sink : INT3\S20:INCH-ANGLE
INTERN_INCHING-STOP-1 Source: INT3\S19:INCH-ANGLE
Sink : INT3\S20:INCH-ANGLE
OUTPUT CROSSREFERENCE:
INTERN_INCHING-STOP-2 Source: INT3\S20:INCH-ANGLE
Sink : INT3\S12:PRIOSEL-4
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S20:INCH-ANGLEINCHING STOP COMMAND
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S020
F01/K01
A 4 E 150
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
OND
S
16
RSFF15
RSFF14
OFD
MS
13 OND
MS
12
OFD
MS
11 OND
MS
10
MS
S
9
>=1
B
8
MS
MS
7
MS
MS
6
MS
S
5 OND
S
4 >=1
B
3B
&
B
LCB_C>RESET
INTERN_LCB-SEL
/ 3s T
T/ / 2s T
INTERN_RESET-TO-PLC/T\
/ 200ms T
/T\
1B / 9000ms T
/T\ INTERN_RESET
PANEL_C>LAMPTEST / 5s T
INTERN_LampTEST/T\
1B S
/ 200ms T
T/ \ 200ms T
T\ RINTERN_BLINK-F
<
Q
1B S/ 500ms T
T/ \ 500ms T
T\ RINTERN_BLINK-W
<
Q
1B /
10SParamGrp_init-delay T
INIT_*INITT/
BLINK-FREQUENCY FAULT :
BLINK-FREQUENCY WARNING:
INPUT CROSSREFERENCE:
INTERN_LCB-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 PANEL-AFC094\S04:LED:F1-F16 INT3\S14:START-UP-AUX INT3\S11:PRIO
INT3\S22:STATUS-INDIC INT3\S16:START/STOP INT3\S21:RESET/LT INT3\S12:PRIOSEL-4
LCB_C>RESET Source: LCB-AFC094\S02:TRANS-DO
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S21:RESET/LT
MODBUS-O_C>VMS-RESET Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S08:WARN-EVENT9 INT3\S21:RESET/LT
PANEL_C>LAMPTEST Source: INT3\S02:PANEL-INPUT1
Sink : INT3\S21:RESET/LT
PANEL_C>RESET Source: INT3\S02:PANEL-INPUT1
Sink : LCB-AFC094\S03:AFC094-LED INT3\S21:RESET/LT
ParamGrp_init-delay Source: ?
Sink : INT3\S21:RESET/LT
OUTPUT CROSSREFERENCE:
INIT_*INIT Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2 INT3\S09:WARN-EVENT10
INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:WARN-EVENT7 INT2\S03:FAULT-EVENT5
INTERN_BLINK-F Source: INT3\S21:RESET/LT
Sink : INT3\S21:RESET/LT
INTERN_BLINK-W Source: INT3\S21:RESET/LT
Sink : PANEL-AFC094\S01:COOL-DISPLAY PANEL-AFC094\S06:LED-CONTROL2 INT3\S21:RESET/LT
INTERN_LampTEST Source: INT3\S21:RESET/LT
Sink : LCB-AFC094\S03:AFC094-LED BACKGND\S06:SELECT-IND PANEL-AFC094\S04:LED:F1-F16 PANEL-AFC094\S03:PANEL-OUT INT3\S22:STATU
INTERN_RESET Source: INT3\S21:RESET/LT
Sink : INT1\S10:FAULT-EVENT3 INT1\S25:TRANSFER/70 INT1\S11:FAULT-EVENT4 INT1\S08:FAULT-EVENT1 INT1\S09:FAULT-EVENT2
INT1\S02:TRANSF>20/40 INT3\S09:WARN-EVENT10 INT3\S08:WARN-EVENT9 INT3\S07:WARN-EVENT8 INT3\S05:FAULT-EVENT6 INT3\S06:W
INT2\S33:FROZENCHARGE INT2\S31:AIR-GAP-MON2 INT2\S03:FAULT-EVENT5
INTERN_RESET-TO-PLC Source: INT3\S21:RESET/LT
Sink : INT3-MODBUS\S04:COMMAND-1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S21:RESET/LTRESET/LAMPTEST-HANDLING/BLINK-FREQUENCY
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S021
F01/K01
A 4 E 151
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
THRUL
%
13
THRUL
%
12
>=1
B
11 SWI
B
10
>=1
B
9
RSFF 8
SWI
B
7
OFD
MS
6
>=1
B
5
OND
MS
4
B
&
B
2
B
INTERN_LCB-SEL
INTERN_LOCAL-SEL
INTERN_START-PI*TAST PANEL_PI*LED:MILL-ON
SELX1 0B X0
INTERN_Block-Start SELX1X0
1B X1 o
INTERN_STOP S
/ 100ms T
T/ \ 100ms T
T\ R
<
Q X1 PANEL_PI*LED:MILL-S
80% = 9.043 rpmINTERN_[nx] X
61.92627%ParamGrp_speed-more-than UPLIM
0.5% HYSINTERN_nx>7rpm>=LIM
X
0.15 rpm 1.32446%ParamGrp_mill-run-limit UPLIM
0.5% HYSINTERN_MILL-RUNNING>=LIM
INPUT CROSSREFERENCE:
INTERN_Block-Start Source: INT3\S17:MILL-ON,WR
Sink : INT3\S22:STATUS-INDIC INT3\S17:MILL-ON,WR
INTERN_LCB-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 PANEL-AFC094\S04:LED:F1-F16 INT3\S14:START-UP-AUX INT3\S11:PRIO
INT3\S22:STATUS-INDIC INT3\S16:START/STOP INT3\S21:RESET/LT INT3\S12:PRIOSEL-4
INTERN_LOCAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX INT3\S10:PRIOSEL-2 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
INTERN_LampTEST Source: INT3\S21:RESET/LT
Sink : LCB-AFC094\S03:AFC094-LED BACKGND\S06:SELECT-IND PANEL-AFC094\S04:LED:F1-F16 PANEL-AFC094\S03:PANEL-OUT INT3\S22:STATU
INTERN_START-PI*TAST Source: INT3\S16:START/STOP
Sink : INT3\S17:MILL-ON,WR BACKGND\S04:MODE-SELECT INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
INTERN_STOP Source: INT3\S16:START/STOP
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S17:MILL-ON,WR INT2\S19:ROCK-STOP INT2\S16:NW1
INTERN_[nx] Source: INT2\S13:NX
Sink : INT1\S11:FAULT-EVENT4 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4 INT2\S15:NX-LIMITS INT2\S26:EXCITAT-4 INT2\S13:NX INT2\
INT2\S04:INTEG1
ParamGrp_AFC094-LED-ON Source: ?
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S22:STATUS-INDIC
ParamGrp_mill-run-limit Source: ?
Sink : INT3\S22:STATUS-INDIC
ParamGrp_speed-more-than Source: ?
Sink : INT3\S22:STATUS-INDIC
OUTPUT CROSSREFERENCE:
INTERN_MILL-RUNNING Source: INT3\S22:STATUS-INDIC
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S11:PRIOSEL-3
INTERN_nx>7rpm Source: INT3\S22:STATUS-INDIC
Sink : INT3-MODBUS\S04:COMMAND-1
PANEL_PI*LED:MILL-ON Source: INT3\S22:STATUS-INDIC
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1
PANEL_PI*LED:MILL-STOP Source: INT3\S22:STATUS-INDIC
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S22:STATUS-INDICSTATUS INDICATION
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S022
F01/K01
A 4 E 152
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
ADD
I
11
TRANW10
SWI
I
9
TRANW 8
SHIFT 7
ENCOD 6
BIBS 5
>=1
B
4
ENCOD 3
BS
>=1
BS
1TRIP_FFO-3-FAST
TRIP_FFO-4-FAST
TRIP_FFO-4-SLOW
TRIP_FFO-5-SLOW
TRIP_FFO-6-SLOW
ALARM_FFO-7-SLOW
ALARM_FFO-8-SLOW
ALARM_FFO-9-SLOW
ALARM_FFO-10-SLOW X 1B EN
Y +1
USED SELX1 0I X0 1I X1 +2
TRIP_FF-1-FAST .0
TRIP_FF-2-FAST .1
TRIP_FF-3-FAST .2
TRIP_FF-4-FAST
TRIP_FF-4-SLOW .3
TRIP_FF-5-SLOW .4
TRIP_FF-6-SLOW .5
ALARM_FF-7-SLOW .6
ALARM_FF-8-SLOW .7
ALARM_FF-9-SLOW .8
ALARM_FF-10-SLOW .9 0B .10 0B .11 0B .12 0B .13 0B .14 0B .15
Y X 1B EN
Y X 4I N 0B RIGHT 0B FILL
Y +3 INTERN_First-Fault-N
USED
Function:
--------
- Detection of the first Trip or Alarm
Remarks:
-------
- Only one of the Inputs of Block 5 is 1B, because the SFF signals of the
EVTBS blocks prevent more than 1 EVTBS-block to detect first faults.
- One EVTBS block can detect more than one first fault (faults occure in
the same cycle). In this case the most significant active fault bit
is considered to be the first fault (Block Nr. 3 ENCOD)
INPUT CROSSREFERENCE:
ALARM_FF-10-SLOW Source: INT3\S09:WARN-EVENT10
Sink : INT3\S23:FIRST-T/W
ALARM_FF-7-SLOW Source: INT3\S06:WARN-EVENT7
Sink : INT3\S23:FIRST-T/W
ALARM_FF-8-SLOW Source: INT3\S07:WARN-EVENT8
Sink : INT3\S23:FIRST-T/W
ALARM_FF-9-SLOW Source: INT3\S08:WARN-EVENT9
Sink : INT3\S23:FIRST-T/W
ALARM_FFO-10-SLOW Source: INT3\S09:WARN-EVENT10
Sink : INT3\S23:FIRST-T/W
ALARM_FFO-7-SLOW Source: INT3\S06:WARN-EVENT7
Sink : INT3\S23:FIRST-T/W
ALARM_FFO-8-SLOW Source: INT3\S07:WARN-EVENT8
Sink : INT3\S23:FIRST-T/W
ALARM_FFO-9-SLOW Source: INT3\S08:WARN-EVENT9
Sink : INT3\S23:FIRST-T/W
TRIP_FF-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT3\S23:FIRST-T/W
TRIP_FF-2-FAST Source: INT1\S09:FAULT-EVENT2
Sink : INT3\S23:FIRST-T/W
TRIP_FF-3-FAST Source: INT1\S10:FAULT-EVENT3
Sink : INT3\S23:FIRST-T/W
TRIP_FF-4-FAST Source: INT1\S11:FAULT-EVENT4
Sink : INT3\S23:FIRST-T/W
TRIP_FF-4-SLOW Source: ?
Sink : INT3\S23:FIRST-T/W
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S23:FIRST-T/WFIRST FAULT NUMBER
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S023 1
F01/K01
A 4 E 153
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-1-FAST Source: INT1\S08:FAULT-EVENT1
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-2-FAST Source: INT1\S09:FAULT-EVENT2
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-3-FAST Source: INT1\S10:FAULT-EVENT3
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-4-FAST Source: INT1\S11:FAULT-EVENT4
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-4-SLOW Source: ?
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-5-SLOW Source: INT2\S03:FAULT-EVENT5
Sink : INT3\S23:FIRST-T/W
TRIP_FFO-6-SLOW Source: INT3\S05:FAULT-EVENT6
Sink : INT3\S23:FIRST-T/W
OUTPUT CROSSREFERENCE:
INTERN_First-Fault-Nr Source: INT3\S23:FIRST-T/W
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S23:FIRST-T/WFIRST FAULT NUMBER
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S023 2
F01/K01
A 4 E 154
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MULT
%
8
%
AVG 6 S&H
%
5
MS
MS
4
%
INT
MS
2 ADD
%
1 0.50049%ParamGrp_MAX-INT-Pm HYS MAX
INTERN_Pm +1o +2 +
0% IC 0B SIC
50MSParamGrp_MAXPEEK-INT-Pm T
100% UPLIM 0% LOLIM
<
+ X1
>>1 /
X2
>>2
20MSParamGrp_MAXPEEK-MS-Pm T
/T\ SAMPLX1 Y1 +
Y X1 XIK-1IK-2IK-3IK-4
191.76025%ParamGrp_Pm-Scaling Y
PANEL_i/PmX*Y
INPUT CROSSREFERENCE:
INTERN_-WR Source: INT1\S07:SUMMARY-F/W
Sink : INT1\S25:TRANSFER/70 INT1\S15:BRDGE-COMMUT INT1\S07:SUMMARY-F/W INT3\S24:NW-REM-AD,PM INT2\S18:CONTROL-N INT2\S17:NW2
INT2\S16:NW1
INTERN_Pm Source: INT2\S27:MOT-POWER
Sink : INT1\S26:RECORDING INT3\S24:NW-REM-AD,PM
ParamGrp_MAX-INT-Pm Source: ?
Sink : INT3\S24:NW-REM-AD,PM
ParamGrp_MAXPEEK-INT-Pm Source: ?
Sink : INT3\S24:NW-REM-AD,PM
ParamGrp_MAXPEEK-MS-Pm Source: ?
Sink : INT3\S24:NW-REM-AD,PM
ParamGrp_Pm-Scaling Source: ?
Sink : INT3\S24:NW-REM-AD,PM
OUTPUT CROSSREFERENCE:
PANEL_i/Pm Source: INT3\S24:NW-REM-AD,PM
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S24:NW-REM-AD,PM
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S024
F01/K01
A 4 E 155
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
OND
S
13
THRLL
%
12
ABS%
11
ADD
%
10
S&H
%
9RSFF 8
OFD
MS
7 OND
MS
6 ADD
%
5 % ABS%
3
ABS%
UAC326-2_s>AGP2 o +2
UAC326-2_s>AGP3 +3 o +1
+1o +2
+3
1B S
/
50MSParamGrp_SS-Timer1 T
T/ \
3000MSParamGrp_Sample-Interval T
T\ R
<
Q SAMPLX1 Y1 +2 X
3.00293%ParamGrp_SS-Low-Limit LOLIM
1.00098%ParamGrp_SS-Hyst HYS
<=LIM /
1SParamGrp_SS-NoMovement-t> T
1 = Stand StillINTERN_StandStill-ONT/
INPUT CROSSREFERENCE:
ParamGrp_SS-Hyst Source: ?
Sink : INT3\S25:STANDSTILL-L
ParamGrp_SS-Low-Limit Source: ?
Sink : INT3\S25:STANDSTILL-L
ParamGrp_SS-NoMovement-t> Source: ?
Sink : INT3\S25:STANDSTILL-L
ParamGrp_SS-Timer1 Source: ?
Sink : INT3\S25:STANDSTILL-L
ParamGrp_Sample-Interval Source: ?
Sink : INT3\S25:STANDSTILL-L
UAC326-2_s>AGP1 Source: ?
Sink : INT3\S25:STANDSTILL-L INT2\S32:ANGLECAPTUR INT2\S28:AIR-GAP-SUP1
UAC326-2_s>AGP2 Source: ?
Sink : INT3\S25:STANDSTILL-L INT2\S32:ANGLECAPTUR INT2\S28:AIR-GAP-SUP1
UAC326-2_s>AGP3 Source: ?
Sink : INT3\S25:STANDSTILL-L INT2\S32:ANGLECAPTUR INT2\S28:AIR-GAP-SUP1
OUTPUT CROSSREFERENCE:
INTERN_StandStill-ON Source: INT3\S25:STANDSTILL-L
Sink : INT3\S16:START/STOP
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3 S25:STANDSTILL-L
Johannes Gonser
ATBDE / J.Gonser
07-06-01
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C001/S025
F01/K01
A 4 E 156
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MODBUS-O_LOCAL-SEL.1
MODBUS-O_LCB-SEL.2
MODBUS-O_C>AUX-ON/O.3
MODBUS-O_FB>AUX-RUNN.4
MODBUS-O_FB>Brake-r.5
MODBUS-O_C>CCcool-r.6
MODBUS-O_FB>AUX-AVA.7
MODBUS-O_C>VMS-RESE.8
MODBUS-O_C>HV-BREAK.9
MODBUS-O_Critical-S.10
MODBUS-O_C>MILLDR-ON.11
MODBUS-O_S>EXCITAT-.12
MODBUS-O_NonCritric.13
MODBUS-O_C>REVERSE.14
MODBUS-O_C>Local-Re.15
INPUT CROSSREFERENCE:
MODBUS_ON/OFF-SIGNALS-1 Source: ?
Sink : INT3-MODBUS\S01:MODBUS-OUT1
OUTPUT CROSSREFERENCE:
MODBUS-O_C>AUX-ON/OFF Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S13:START-UP-AUX
MODBUS-O_C>CCcool-release Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S14:START-UP-AUX
MODBUS-O_C>HV-BREAKERS-ON Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S11:PRIOSEL-3
MODBUS-O_C>Local-Release Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S03:PANEL-INPUT2 INT3\S12:PRIOSEL-4
MODBUS-O_C>MILLDR-ON Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S11:PRIOSEL-3
MODBUS-O_C>REVERSE Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S12:PRIOSEL-4
MODBUS-O_C>VMS-RESET Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S08:WARN-EVENT9 INT3\S21:RESET/LT
MODBUS-O_CENTRAL-SEL Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : BACKGND\S04:MODE-SELECT
MODBUS-O_Critical-Stop Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT2\S02:TRANSF>60
MODBUS-O_FB>AUX-AVAILABLE Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S08:WARN-EVENT9 INT3\S13:START-UP-AUX
MODBUS-O_FB>AUX-RUNNING Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S13:START-UP-AUX
MODBUS-O_FB>Brake-release Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT3\S17:MILL-ON,WR
MODBUS-O_LCB-SEL Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : BACKGND\S04:MODE-SELECT
MODBUS-O_LOCAL-SEL Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : BACKGND\S04:MODE-SELECT
MODBUS-O_NonCritricalStop Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S08:WARN-EVENT9 INT3\S16:START/STOP
MODBUS-O_S>EXCITAT-FAN-FB Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : INT1\S25:TRANSFER/70 INT3\S05:FAULT-EVENT6
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S01:MODBUS-OUT1
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S001
F01/K01
A 4 E 157
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANW11
TRANW10
TRANW 9
TRANW 8
TRANW 7
TRANW 6
TRANW 5
TRANW 4
TRANW 3
_ _
INTERN_FMO-INT1-2 MODBUS_FAULTS-2
INTERN_FMO-INT1-3 MODBUS_FAULTS-3
INTERN_FMO-INT1-4 MODBUS_FAULTS-4
INTERN_FMO-INT2-5 MODBUS_FAULTS-5
INTERN_FMO-INT3-6 MODBUS_FAULTS-6
INTERN_FMO-INT3-7 MODBUS_WARNINGS-7
INTERN_FMO-INT3-8 MODBUS_WARNINGS-8
INTERN_FMO-INT3-9 MODBUS_WARNINGS-9
INTERN_FMO-INT3-10 MODBUS_WARNINGS-10
INPUT CROSSREFERENCE:
INTERN_FMO-INT1-1 Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT1-2 Source: INT1\S09:FAULT-EVENT2
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT1-3 Source: INT1\S10:FAULT-EVENT3
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT1-4 Source: INT1\S11:FAULT-EVENT4
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT2-5 Source: INT2\S03:FAULT-EVENT5
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-10 Source: INT3\S09:WARN-EVENT10
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-6 Source: INT3\S05:FAULT-EVENT6
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-7 Source: INT3\S06:WARN-EVENT7
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-8 Source: INT3\S07:WARN-EVENT8
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-9 Source: INT3\S08:WARN-EVENT9
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_First-Fault-Nr Source: INT3\S23:FIRST-T/W
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
OUTPUT CROSSREFERENCE:
MODBUS_FAULTS-1 Source: INT3-MODBUS\S02:FAULTS
Sink : ?
MODBUS_FAULTS-2 Source: INT3-MODBUS\S02:FAULTS
Sink : ?
MODBUS_FAULTS-3 Source: INT3-MODBUS\S02:FAULTS
Sink : ?
MODBUS_FAULTS-4 Source: INT3-MODBUS\S02:FAULTS
Sink : ?
MODBUS_FAULTS-5 Source: INT3-MODBUS\S02:FAULTS
Sink : ?
MODBUS_FAULTS-6 Source: INT3-MODBUS\S02:FAULTS
Sink : ?
MODBUS_First-Fault Source: INT3-MODBUS\S02:FAULTS
Sink : ?
MODBUS_WARNINGS-10 Source: INT3-MODBUS\S02:FAULTS
Sink : ?
MODBUS_WARNINGS-7 Source: INT3-MODBUS\S02:FAULTS
Sink : ?
MODBUS_WARNINGS-8 Source: INT3-MODBUS\S02:FAULTS
Sink : ?
MODBUS_WARNINGS-9 Source: INT3-MODBUS\S02:FAULTS
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S02:FAULTS
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S002
F01/K01
A 4 E 158
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANB
1
_
INTERN_CC:RTS Bit3
INTERN_MILL-RTS Bit4
MODBUS-I_Mill-start-up Bit5
INTERN_Nw-Limit-8-rpm Bit6
UDA327:3_S>MVD1-FAULT o Bit7
UDA327:3_S>MVD1-AVAILABLE Bit8
UDA327:3_S>MVD1-FEEDBACK Bit9
INTERN_REVERSE Bit10
UDA327:3_S>MVD2-AVAILABLE Bit11
UDA327:3_S>MVD2-FEEDBACK Bit12
INTERN_MILL-RUNNING Bit13
UDA327:3_S>MVD1-OFF-FEDBK Bit14
UDA327:3_S>MVD2-FAULT Bit15
INTERN_AB-com-supervis Bit16 1S T
INTERN_Status-1-chanCHSTA
MODBUS_STATUS-1TRANSF
In Antamina Project:
There is no MVD2-FAULT signal from the Rotor HV-Breaker
INPUT CROSSREFERENCE:
INTERN_AB-com-supervis Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3-MODBUS\S03:STATUS-1
INTERN_CC:RTS Source: INT3\S17:MILL-ON,WR
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S17:MILL-ON,WR
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_LCB-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 PANEL-AFC094\S04:LED:F1-F16 INT3\S14:START-UP-AUX INT3\S11:PRIO
INT3\S22:STATUS-INDIC INT3\S16:START/STOP INT3\S21:RESET/LT INT3\S12:PRIOSEL-4
INTERN_MILL-RTS Source: INT3\S17:MILL-ON,WR
Sink : INT3\S16:START/STOP INT3-MODBUS\S03:STATUS-1
INTERN_MILL-RUNNING Source: INT3\S22:STATUS-INDIC
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S11:PRIOSEL-3
INTERN_Nw-Limit-8-rpm Source: INT2\S15:NX-LIMITS
Sink : PANEL-AFC094\S03:PANEL-OUT INT3-MODBUS\S03:STATUS-1 INT2\S15:NX-LIMITS
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
MODBUS-I_Mill-start-up Source: INT3\S16:START/STOP
Sink : INT3-MODBUS\S03:STATUS-1
UDA327:3_S>MVD1-AVAILABLE Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S08:WARN-EVENT9
UDA327:3_S>MVD1-FAULT Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S08:FAULT-EVENT1 INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD1-FEEDBACK Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S07:SUMMARY-F/W INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD1-OFF-FEDBK Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S07:SUMMARY-F/W
UDA327:3_S>MVD2-AVAILABLE Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S08:WARN-EVENT9
UDA327:3_S>MVD2-FAULT Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT1\S08:FAULT-EVENT1 INT3\S15:MVD-ON-OFF
UDA327:3_S>MVD2-FEEDBACK Source: INT1\S02:TRANSF>20/40
Sink : INT3-MODBUS\S03:STATUS-1 INT3\S15:MVD-ON-OFF
OUTPUT CROSSREFERENCE:
INTERN_Status-1-change Source: INT3-MODBUS\S03:STATUS-1
Sink : ?
MODBUS_STATUS-1 Source: INT3-MODBUS\S03:STATUS-1
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S03:STATUS-1
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S003
F01/K01
A 4 E 159
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INTERN_nx>7rpm Bit4
INTERN_LCB-MAN-LOWER Bit5
INTERN_LCB-RE-ROCKING Bit6
MODBUS-I_C/CYCLO-PUMP1-ON Bit7
MODBUS-I_C/CYCLO-PUMP2-ON Bit8
logic0 = AppliedMODBUS-I_C/Brake-normal Bit9
logic1 = AppliedMODBUS-I_C/Brake-quick-ap Bit10
INTERN_NORMAL Bit11
INTERN_INCHING Bit12
INTERN_CREEPING Bit13 0B Bit14
INTERN_RESET-TO-PLC Bit15 0B Bit16 1S T
INTERN_ONOFF-1-ChangCHSTA
MODBUS_ON/OFF-1TRANSF
INPUT CROSSREFERENCE:
INTERN_CREEPING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3 INT3\S12:PRIOSEL-4
INT2\S14:START-PARS INT2\S23:EXCITAT-1 INT2\S17:NW2
INTERN_INCHING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INT3\S12:PRIOSEL-4 INT2\S14:START-PARS INT2\S32:ANGLECAPTUR
INTERN_LCB-MAN-LOWER Source: INT3\S11:PRIOSEL-3
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN
INTERN_LCB-RE-ROCKING Source: INT3\S11:PRIOSEL-3
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN
INTERN_NORMAL Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INTERN_RESET-TO-PLC Source: INT3\S21:RESET/LT
Sink : INT3-MODBUS\S04:COMMAND-1
INTERN_nx>7rpm Source: INT3\S22:STATUS-INDIC
Sink : INT3-MODBUS\S04:COMMAND-1
MODBUS-I_C/AUX-ON/OFF Source: INT3\S13:START-UP-AUX
Sink : INT3-MODBUS\S04:COMMAND-1
MODBUS-I_C/Brake-normal Source: INT3\S18:BRAKE-HORN
Sink : INT3\S16:START/STOP INT3-MODBUS\S04:COMMAND-1
MODBUS-I_C/Brake-quick-ap Source: INT3\S18:BRAKE-HORN
Sink : INT3-MODBUS\S04:COMMAND-1
MODBUS-I_C/CYCLO-PUMP1-ON Source: INT3\S14:START-UP-AUX
Sink : INT3-MODBUS\S04:COMMAND-1 INT3\S14:START-UP-AUX
MODBUS-I_C/CYCLO-PUMP2-ON Source: INT3\S14:START-UP-AUX
Sink : INT3-MODBUS\S04:COMMAND-1 INT3\S14:START-UP-AUX
OUTPUT CROSSREFERENCE:
INTERN_ONOFF-1-Change Source: INT3-MODBUS\S04:COMMAND-1
Sink : ?
MODBUS_ON/OFF-1 Source: INT3-MODBUS\S04:COMMAND-1
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S04:COMMAND-1
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S004
F01/K01
A 4 E 160
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRAN%
13
TRAN%
12
TRAN%
11
TRAN%
10
TRAN%
9
TRAN%
8
TRAN%
7
TRAN%
6
TRAN%
5
TRAN%
4
TRAN%
3
MULT
%
2%
100.03052%p_ p
MODBUS_/nw/X*Y
80% = 9.043 rpmINTERN_nx X
100.03052%ParamGrp_nx-adaptation Y
MODBUS_nxX*Y
INTERN_s>AGP1 MODBUS_AGP1
INTERN_s>AGP2 MODBUS_AGP2
INTERN_s>AGP3 MODBUS_AGP3
INTERN_s>AGP4 MODBUS_AGP4
INTERN_s>AGP5 MODBUS_AGP5
INTERN_s>AGP6 MODBUS_AGP6
INTERN_s>AGP7 MODBUS_AGP7
INTERN_s>AGP8 MODBUS_AGP8
INTERN_s>AGP9 MODBUS_AGP9
INTERN_s>AGP10 MODBUS_AGP10
INTERN_s>AGP11 MODBUS_AGP11
SCALING FOR PLC
/nw/ in PLC 100% = 11.303 rpm
nx in PLC 100% = 11.303 rpm
AGP 1..9 in PLC 100% = 30 mm
INPUT CROSSREFERENCE:
INTERN_/nw/ Source: INT2\S17:NW2
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT2\S21:PSIW INT2\S18:CONTROL-N
INTERN_nx Source: INT2\S13:NX
Sink : BACKGND\S06:SELECT-IND BACKGND\S05:I-ANALOG-ADP INT3-MODBUS\S05:ANALOG-OUT-1 INT1\S13:PHASE-SHIFT2 INT1\S12:PHASE-SHIF
INT2\S20:ANTIVOLT INT2\S18:CONTROL-N
INTERN_s>AGP1 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP10 Source: INT2\S30:AIR-GAP-MON1
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_s>AGP11 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP2 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP3 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP4 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP5 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP6 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP7 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP8 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP9 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
ParamGrp_nw-adaptation Source: ?
Sink : INT3-MODBUS\S09:SETPOINTS INT3-MODBUS\S05:ANALOG-OUT-1
ParamGrp_nx-adaptation Source: ?
Sink : INT3-MODBUS\S05:ANALOG-OUT-1
OUTPUT CROSSREFERENCE:
MODBUS_/nw/ Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
MODBUS_AGP1 Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S05:ANALOG-OUT-1
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S005 1
F01/K01
A 4 E 161
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : ?
MODBUS_AGP2 Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
MODBUS_AGP3 Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
MODBUS_AGP4 Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
MODBUS_AGP5 Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
MODBUS_AGP6 Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
MODBUS_AGP7 Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
MODBUS_AGP8 Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
MODBUS_AGP9 Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
MODBUS_nx Source: INT3-MODBUS\S05:ANALOG-OUT-1
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S05:ANALOG-OUT-1
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S005 2
F01/K01
A 4 E 162
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MULT
%
7
MULT
%
6
MULT
%
5
MULT
%
4
MULT
%
3
MULT
%
2%
79.99878%p_
MODBUS_ixR-effX*Y
INTERN_ixS-eff XY
MODBUS_ixS-effX*Y
INTERN_ixT-eff XY
MODBUS_ixT-effX*Y
UAC326-1_i-pi/ixe X
100.00000%ParamGrp_scale-ixe-PLC Y
MODBUS_ixeX*Y
PANEL_i-pi/uxMA X
79.99878%ParamGrp_scale-uxMA-PLC Y
MODBUS_uxMAX*Y
PANEL_i/Pm X
79.99878%ParamGrp_scale-Pm-PLC Y
MODBUS_PmX*Y
PANEL_i-pi/UN X
79.99878%ParamGrp_scale-UN-PLC Y
MODBUS_/UN/X*Y
SCALING FOR PLC
ixR-eff 100% = 2450 A ; PLC 100% = 3063 A
=>CALIBRATION 80% (80% x ((2450x100)/(3063x100)))
i-pi/ixe 100% = 800 A ; PLC 100% = 800A
=>CALIBRATION 100% (100% x ((800x100)/(800x100)))
i-pi/uxMA 80% = 5200 V ; PLC 100% = 6500 V
Pm 100% = 21000 kW ; PLC 100% = 26250 kW
/UN/ 100% = 23kV ; PLC 100% = 28.75kV
=>CALIBRATION 80% (100% x((23x80)/(28.75x100))
INPUT CROSSREFERENCE:
INTERN_ixR-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_ixS-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_ixT-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/UN Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/uxMA Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i/Pm Source: INT3\S24:NW-REM-AD,PM
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
ParamGrp_ixR-eff-ADAPT Source: ?
Sink : INT3-MODBUS\S06:ANALOG-OUT-2
ParamGrp_scale-Pm-PLC Source: ?
Sink : INT3-MODBUS\S06:ANALOG-OUT-2
ParamGrp_scale-UN-PLC Source: ?
Sink : INT3-MODBUS\S06:ANALOG-OUT-2
ParamGrp_scale-ixe-PLC Source: ?
Sink : INT3-MODBUS\S06:ANALOG-OUT-2
ParamGrp_scale-uxMA-PLC Source: ?
Sink : INT3-MODBUS\S06:ANALOG-OUT-2
UAC326-1_i-pi/ixe Source: BACKGND\S05:I-ANALOG-ADP
Sink : INT3-MODBUS\S06:ANALOG-OUT-2
OUTPUT CROSSREFERENCE:
MODBUS_/UN/ Source: INT3-MODBUS\S06:ANALOG-OUT-2
Sink : ?
MODBUS_Pm Source: INT3-MODBUS\S06:ANALOG-OUT-2
Sink : ?
MODBUS_ixR-eff Source: INT3-MODBUS\S06:ANALOG-OUT-2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S06:ANALOG-OUT-2
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S006 1
F01/K01
A 4 E 163
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MODBUS_ixT-eff Source: INT3-MODBUS\S06:ANALOG-OUT-2
Sink : ?
MODBUS_ixe Source: INT3-MODBUS\S06:ANALOG-OUT-2
Sink : ?
MODBUS_uxMA Source: INT3-MODBUS\S06:ANALOG-OUT-2
Sink : ?ch
ange
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S06:ANALOG-OUT-2
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S006 2
F01/K01
A 4 E 164
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRAN%
8
TRAN%
7
TRAN%
6
TRAN%
5
TRAN%
4
TRAN%
3%
_ p _
INTERN_cool-CF001-displ MODBUS_COOL-CF001
INTERN_cool-CL001-displ MODBUS_COOL-CL001
INTERN_cool-CP001-displ MODBUS_COOL-CP001
INTERN_cool-CD001-displ MODBUS_COOL-CD001
INTERN_cool-CT004-displ MODBUS_COOL-CT004
INTERN_cool-CT005-displ MODBUS_COOL-CT005
SCALING FOR PLC
CT001 100% = 100 degC ; PLC 100% = 100 degC
CT002 100% = 100 degC ; PLC 100% = 100 degC
CF001 100% = 380 l/min ; PLC 100% = 380 l/min
CL001 100% = 100 % ; PLC 100% = 100 %
CP001 100% = 6 bar ; PLC 100% = 6 bar
CD001 100% = 4 uS/cm ; PLC 100% = 4 uS/cm
CT003 100% = 100 degC ; PLC 100% = 100 degC
CT004 100% = 100 degC ; PLC 100% = 100 degC
INPUT CROSSREFERENCE:
INTERN_cool-CD001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CF001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CL001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CP001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT002-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT004-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT005-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
OUTPUT CROSSREFERENCE:
MODBUS_COOL-CD001 Source: INT3-MODBUS\S07:ANALOG-OUT-3
Sink : ?
MODBUS_COOL-CF001 Source: INT3-MODBUS\S07:ANALOG-OUT-3
Sink : ?
MODBUS_COOL-CL001 Source: INT3-MODBUS\S07:ANALOG-OUT-3
Sink : ?
MODBUS_COOL-CP001 Source: INT3-MODBUS\S07:ANALOG-OUT-3
Sink : ?
MODBUS_COOL-CT001 Source: INT3-MODBUS\S07:ANALOG-OUT-3
Sink : ?
MODBUS_COOL-CT002 Source: INT3-MODBUS\S07:ANALOG-OUT-3
Sink : ?
MODBUS_COOL-CT004 Source: INT3-MODBUS\S07:ANALOG-OUT-3
Sink : ?
MODBUS_COOL-CT005 Source: INT3-MODBUS\S07:ANALOG-OUT-3
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S07:ANALOG-OUT-3
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S007
F01/K01
A 4 E 165
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
gMODBUS-O_F>COOL-PUM.1
.2MODBUS-O_F>Stator-T.3
MODBUS-O_F>Rotor-Tr.4
MODBUS-O_W>Stator-T.5
MODBUS-O_W>Rotor-Tr.6
MODBUS-O_KNIF-STAT-.7
MODBUS-O_KNIF-ROT-C.8
MODBUS-O_W>Excitati.9
MODBUS-O_S>HORN-REL.10
MODBUS-O_ProcessInt.11.12.13.14
INTERN_AB-com-superv.15
INPUT CROSSREFERENCE:
MODBUS_ON/OFF-SIGNALS-2 Source: ?
Sink : INT3-MODBUS\S08:MODBUS-OUT2
OUTPUT CROSSREFERENCE:
INTERN_AB-com-supervis Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3-MODBUS\S03:STATUS-1
MODBUS-O_F>COOL-PUMP1 Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S14:START-UP-AUX
MODBUS-O_F>COOL-PUMP2 Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S14:START-UP-AUX
MODBUS-O_F>Rotor-Transf Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT1\S11:FAULT-EVENT4
MODBUS-O_F>Stator-Transf Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT1\S11:FAULT-EVENT4
MODBUS-O_KNIF-ROT-CLOSED Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S17:MILL-ON,WR
MODBUS-O_KNIF-STAT-CLOSED Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S17:MILL-ON,WR
MODBUS-O_ProcessInterlock Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S08:WARN-EVENT9 INT3\S16:START/STOP
MODBUS-O_S>HORN-RELEASE Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S18:BRAKE-HORN
MODBUS-O_W>Excitation-LCB Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S08:WARN-EVENT9
MODBUS-O_W>Rotor-Transf Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S08:WARN-EVENT9
MODBUS-O_W>Stator-Transf Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : INT3\S08:WARN-EVENT9
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S08:MODBUS-OUT2
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S008
F01/K01
A 4 E 166
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
MULT
%
4
TRAN%
3
%
% 100.03052%
p_ pX*Y X
86.48682%ParamGrp_nw-max-lim-PLC UPLIM
-50.00000%ParamGrp_nw-min-lim-PLC LOLIM
INTERN_REM-nw-adaptXLIM
UAC326-1_/nw>UL<LL
MODBUS_LoadCell X
100.00000%ParamGrp_LoadCell-Scaling Y
INTERN_LoadCellX*Y
in PLC 16767 (100%) = 11.303 rpm
in PSR 80% = 11.303 rpm
=>CALIBRATION
INPUT CROSSREFERENCE:
MODBUS_LoadCell Source: ?
Sink : INT3-MODBUS\S09:SETPOINTS
MODBUS_nw Source: ?
Sink : INT3-MODBUS\S09:SETPOINTS
ParamGrp_LoadCell-Scaling Source: ?
Sink : INT3-MODBUS\S09:SETPOINTS
ParamGrp_nw-adaptation Source: ?
Sink : INT3-MODBUS\S09:SETPOINTS INT3-MODBUS\S05:ANALOG-OUT-1
ParamGrp_nw-max-lim-PLC Source: ?
Sink : INT3-MODBUS\S09:SETPOINTS
ParamGrp_nw-min-lim-PLC Source: ?
Sink : INT3-MODBUS\S09:SETPOINTS
OUTPUT CROSSREFERENCE:
INTERN_LoadCell Source: INT3-MODBUS\S09:SETPOINTS
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
INTERN_REM-nw-adapt Source: INT3-MODBUS\S09:SETPOINTS
Sink : INT3-MODBUS\S09:SETPOINTS INT2\S15:NX-LIMITS INT2\S17:NW2
UAC326-1_/nw Source: INT3-MODBUS\S09:SETPOINTS
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
INT3-MODBUS S09:SETPOINTS
Johannes Gonser
ATBDE / J.Gonser
05-11-25
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/T3/C002/S009
F01/K01
A 4 E 167
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
_ p
PANEL_i-pi/nx I02
PANEL_i-pi/UN I03
PANEL_i-pi/ixe I04
PANEL_i-pi/uxMA I05
PANEL_i/Pm I06
INTERN_LoadCell I07
INTERN_i-inching-angle I08
INTERN_cool-CT001-displ I09
INTERN_cool-CT002-displ I10
INTERN_cool-CF001-displ I11
INTERN_cool-CL001-displ I12
INTERN_cool-CP001-displ I13
INTERN_cool-CD001-displ I14
INTERN_cool-CT004-displ I15
INTERN_cool-CT005-displ I16 0% I17 0% I18
INTERN_ixR-eff I19
INTERN_ixS-eff I20
INTERN_ixT-eff I21
INTERN_s>AGP1 I22
INTERN_s>AGP2 I23
INTERN_s>AGP3 I24
INTERN_s>AGP4 I25
INTERN_s>AGP5 I26
INTERN_s>AGP6 I27
INTERN_s>AGP7 I28
INTERN_s>AGP8 I29
INTERN_s>AGP9 I30
INTERN_s>AGP10 I31
INTERN_s>AGP11 I32
LCB-I_CHNr2 SEL2
_ g
LCB-I_CHNr3 SEL3
LCB-O_analog-value3Y3
LCB-I_CHNr4 SEL4
LCB-O_analog-value4Y4
LCB-I_CHNr5 SEL5
LCB-O_analog-value5Y5
LCB-I_CHNr6 SEL6
LCB-O_analog-value6Y6
LCB-I_CHNr7 SEL7
LCB-O_analog-value7Y7
LCB-I_CHNr8 SEL8
LCB-O_analog-value8Y8
INPUT CROSSREFERENCE:
INTERN_LoadCell Source: INT3-MODBUS\S09:SETPOINTS
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CD001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CF001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CL001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CP001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT002-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT004-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT005-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_i-inching-angle Source: INT3\S19:INCH-ANGLE
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY INT3\S19:INCH-ANGLE
INTERN_ixR-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_ixS-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_ixT-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
LCB-AFC094 S01:TRANS-ANALOGTRANSFER OF ANALOG SIGNALS TO LCB-DISPLAY
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C003/S001 1
F01/K01
A 4 E 168
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_s>AGP11 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP2 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP3 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP4 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP5 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP6 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP7 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP8 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP9 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
LCB-I_CHNr1 Source: ?
Sink : LCB-AFC094\S01:TRANS-ANALOG
LCB-I_CHNr2 Source: ?
Sink : LCB-AFC094\S01:TRANS-ANALOG
LCB-I_CHNr3 Source: ?
Sink : LCB-AFC094\S01:TRANS-ANALOG
LCB-I_CHNr4 Source: ?
Sink : LCB-AFC094\S01:TRANS-ANALOG
LCB-I_CHNr5 Source: ?
Sink : LCB-AFC094\S01:TRANS-ANALOG
LCB-I_CHNr6 Source: ?
Sink : LCB-AFC094\S01:TRANS-ANALOG
LCB-I_CHNr7 Source: ?
Sink : LCB-AFC094\S01:TRANS-ANALOG
LCB-I_CHNr8 Source: ?
Sink : LCB-AFC094\S01:TRANS-ANALOG
PANEL_i-pi/UN Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/ixe Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/nref Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/nx Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/uxMA Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i/Pm Source: INT3\S24:NW-REM-AD,PM
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
OUTPUT CROSSREFERENCE:
LCB-O_analog-value1 Source: LCB-AFC094\S01:TRANS-ANALOG
Sink : ?
LCB-O_analog-value2 Source: LCB-AFC094\S01:TRANS-ANALOG
Sink : ?
LCB-O_analog-value3 Source: LCB-AFC094\S01:TRANS-ANALOG
Sink : ?
LCB-O_analog-value4 Source: LCB-AFC094\S01:TRANS-ANALOG
Sink : ?
LCB-O_analog-value5 Source: LCB-AFC094\S01:TRANS-ANALOG
Sink : ?
LCB-O_analog-value6 Source: LCB-AFC094\S01:TRANS-ANALOG
Sink : ?
LCB-O_analog-value7 Source: LCB-AFC094\S01:TRANS-ANALOG
Sink : ?
LCB-O_analog-value8 Source: LCB-AFC094\S01:TRANS-ANALOG
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
LCB-AFC094 S01:TRANS-ANALOGTRANSFER OF ANALOG SIGNALS TO LCB-DISPLAY
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C003/S001 2
F01/K01
A 4 E 169
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
BIBS 3BMS
_ 100ms T
T\ o LCB_C>RESET
LCB_C>LCB-LAMPTEST .0 1B .1 0B .2 0B .3 0B .4 0B .5 0B .6 0B .7
MLCB (Relay-1)INTERN_HORN .8
0B .9 0B .10 0B .11 0B .12 0B .13 0B .14 0B .15
LCB-O_DIVERSY
INPUT CROSSREFERENCE:
INTERN_HORN Source: INT3\S18:BRAKE-HORN
Sink : LCB-AFC094\S02:TRANS-DO
LCB-I_RESET Source: ?
Sink : LCB-AFC094\S02:TRANS-DO
LCB-O_RESET Source: LCB-AFC094\S03:AFC094-LED
Sink : LCB-AFC094\S02:TRANS-DO
LCB_C>LCB-LAMPTEST Source: INT3\S04:LCB-IN1
Sink : LCB-AFC094\S02:TRANS-DO
OUTPUT CROSSREFERENCE:
LCB-O_DIVERS Source: LCB-AFC094\S02:TRANS-DO
Sink : ?
LCB_C>RESET Source: LCB-AFC094\S02:TRANS-DO
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S21:RESET/LT
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
LCB-AFC094 S02:TRANS-DOTRANSFER OF DIGITAL SIGNALS TO LCB-DISPLAY
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C003/S002
F01/K01
A 4 E 170
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANB
2
_
PANEL_PI*LED:MILL-ON .2
INTERN_FASTER .3
INTERN_REVERSE o .4
INTERN_LCB-MAN-LOWER .5
INTERN_LampTEST .6
INTERN_INCHING .7
PANEL_PI*LED-AUX-OFF .8
PANEL_PI*LED-MVD-OFF .9
PANEL_PI*LED:MILL-STOP .10
INTERN_SLOWER .11.12
INTERN_LCB-RE-ROCKING .13
INTERN_CREEPING .14
INTERN_NORMAL .15LCB-O_LED:F1-F16Y
PANEL_C>RESET LCB-O_RESET
INPUT CROSSREFERENCE:
INTERN_CREEPING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3 INT3\S12:PRIOSEL-4
INT2\S14:START-PARS INT2\S23:EXCITAT-1 INT2\S17:NW2
INTERN_FASTER Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1 INT3\S19:INCH-ANGLE INT2\S16:NW1
INTERN_INCHING Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S19:INCH-ANGLE INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INT3\S12:PRIOSEL-4 INT2\S14:START-PARS INT2\S32:ANGLECAPTUR
INTERN_LCB-MAN-LOWER Source: INT3\S11:PRIOSEL-3
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN
INTERN_LCB-RE-ROCKING Source: INT3\S11:PRIOSEL-3
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN
INTERN_LampTEST Source: INT3\S21:RESET/LT
Sink : LCB-AFC094\S03:AFC094-LED BACKGND\S06:SELECT-IND PANEL-AFC094\S04:LED:F1-F16 PANEL-AFC094\S03:PANEL-OUT INT3\S22:STATU
INTERN_NORMAL Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S04:COMMAND-1 INT3\S18:BRAKE-HORN INT3\S11:PRIOSEL-3
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
INTERN_SLOWER Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1 INT3\S19:INCH-ANGLE INT2\S16:NW1
PANEL_C>RESET Source: INT3\S02:PANEL-INPUT1
Sink : LCB-AFC094\S03:AFC094-LED INT3\S21:RESET/LT
PANEL_PI*LED-AUX-OFF Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-AUX-ON Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-MVD-OFF Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-MVD-ON Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED:MILL-ON Source: INT3\S22:STATUS-INDIC
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1
PANEL_PI*LED:MILL-STOP Source: INT3\S22:STATUS-INDIC
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1
OUTPUT CROSSREFERENCE:
LCB-O_LED:F1-F16 Source: LCB-AFC094\S03:AFC094-LED
Sink : ?
LCB-O_RESET Source: LCB-AFC094\S03:AFC094-LED
Sink : LCB-AFC094\S02:TRANS-DO
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
LCB-AFC094 S03:AFC094-LEDTRANSFER OF DIGITAL SIGNALS TO LCB-LEDS
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C003/S003
F01/K01
A 4 E 171
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANW
11
TRANW
10
TRANW
9
TRANW
8
TRANW
7
TRANW
6
TRANW
5
TRANW
4
TRANW
3W
_ _
PANEL-O_ERROR-BLOCK2 LCB-O_ERROR-BLOCK2
PANEL-O_ERROR-BLOCK3 LCB-O_ERROR-BLOCK3
PANEL-O_ERROR-BLOCK4 LCB-O_ERROR-BLOCK4
PANEL-O_ERROR-BLOCK5 LCB-O_ERROR-BLOCK5
PANEL-O_ERROR-BLOCK6 LCB-O_ERROR-BLOCK6
PANEL-O_ERROR-BLOCK7 LCB-O_ERROR-BLOCK7
PANEL-O_ERROR-BLOCK8 LCB-O_ERROR-BLOCK8
PANEL-O_ERROR-BLOCK9 LCB-O_ERROR-BLOCK9
PANEL-O_ERROR-BLOCK10 LCB-O_ERROR-BLOCK10
INPUT CROSSREFERENCE:
PANEL-O_ERROR-BLOCK1 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK10 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK2 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK3 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK4 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK5 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK6 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK7 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK8 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK9 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_FIRST-FAULT-NR Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
OUTPUT CROSSREFERENCE:
LCB-O_ERROR-BLOCK1 Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
LCB-O_ERROR-BLOCK10 Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
LCB-O_ERROR-BLOCK2 Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
LCB-O_ERROR-BLOCK3 Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
LCB-O_ERROR-BLOCK4 Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
LCB-O_ERROR-BLOCK5 Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
LCB-O_ERROR-BLOCK6 Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
LCB-O_ERROR-BLOCK7 Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
LCB-O_ERROR-BLOCK8 Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
LCB-O_ERROR-BLOCK9 Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
LCB-O_FIRST-FAULT-NR Source: LCB-AFC094\S04:TRANS-DEFAUT
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
LCB-AFC094 S04:TRANS-DEFAUTTRANSFER OF ANALOG SIGNALS TO LCB-DISPLAY
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C003/S004
F01/K01
A 4 E 172
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
SWI
%
24 &
B
23 >=1
B
22
SWI
%
21 &
B
20 >=1
B
19
SWI
%
18 &
B
17 >=1
B
16
SWI
%
15 &
B
14 >=1
B
13
SWI
%
12 &
B
11 >=1
B
10
SWI
%
9 &
B
8 >=1
B
7
SWI
%
6 &
B
5 >=1
B
4 %
BINTERN_BLINK-W SELX1
T Conv In 0-100GINTERN_cool-temp-CT001 X0
0% X1 INTERN_cool-CT001-d
INTERN_W/COOL-CF001
SELX1
Flow 0-380l/minINTERN_cool-flow-CF001 X0
0% X1 INTERN_cool-CF001-d
INTERN_W/COOL-CL001
SELX1
Wat Level 0-100%INTERN_cool-level-CL001 X0
0% X1 INTERN_cool-CL001-d
INTERN_W/COOL-CP001
SELX1
Wat Press 0-6barINTERN_cool-press-CP001 X0
0% X1 INTERN_cool-CP001-d
INTERN_W/COOL-CT002
SELX1
T Cv Out 0-100GINTERN_cool-temp-CT002 X0
0% X1 INTERN_cool-CT002-d
INTERN_W/COOL-CD001
SELX1
Conduct 0-4uSINTERN_cool-cond-CD001 X0
0% X1 INTERN_cool-CD001-d
INTERN_W/COOL-CT004
SELX1
INTERN_cool-temp-CT004 X0 0% X1 INTERN_cool-CT004-d
INTERN_W/COOL-CT005
SELX1
INTERN_cool-temp-CT005 X0 0% X1 INTERN_cool-CT005-d
INPUT CROSSREFERENCE:
INTERN_BLINK-W Source: INT3\S21:RESET/LT
Sink : PANEL-AFC094\S01:COOL-DISPLAY PANEL-AFC094\S06:LED-CONTROL2 INT3\S21:RESET/LT
INTERN_F/COOL-POWR-FAIL Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY
INTERN_W/COOL-CD001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CF001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CL001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CP001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT001 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT002 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT004 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_W/COOL-CT005 Source: BACKGND\S02:COOL-INPUT
Sink : PANEL-AFC094\S01:COOL-DISPLAY INT3\S07:WARN-EVENT8
INTERN_cool-cond-CD001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-flow-CF001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-level-CL001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-press-CP001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-temp-CT001 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-temp-CT002 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S03:COOL-MONITOR BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-temp-CT004 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
INTERN_cool-temp-CT005 Source: BACKGND\S02:COOL-INPUT
Sink : BACKGND\S02:COOL-INPUT PANEL-AFC094\S01:COOL-DISPLAY
OUTPUT CROSSREFERENCE:
INTERN_cool-CD001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CF001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
PANEL-AFC094 S01:COOL-DISPLAY
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C002/S001 1
F01/K01
A 4 E 173
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INTERN_cool-CP001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT002-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT004-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT005-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
PANEL-AFC094 S01:COOL-DISPLAY
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C002/S001 2
F01/K01
A 4 E 174
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
%
PANEL-I_CHNr1 SEL1
PANEL_i-pi/nref I01
PANEL_i-pi/nx I02
PANEL_i-pi/UN I03
PANEL_i-pi/ixe I04
PANEL_i-pi/uxMA I05
PANEL_i/Pm I06
INTERN_LoadCell I07
INTERN_i-inching-angle I08
INTERN_cool-CT001-displ I09
INTERN_cool-CT002-displ I10
INTERN_cool-CF001-displ I11
INTERN_cool-CL001-displ I12
INTERN_cool-CP001-displ I13
INTERN_cool-CD001-displ I14
INTERN_cool-CT004-displ I15
INTERN_cool-CT005-displ I16 0% I17 0% I18
INTERN_ixR-eff I19
INTERN_ixS-eff I20
INTERN_ixT-eff I21
INTERN_s>AGP1 I22
INTERN_s>AGP2 I23
INTERN_s>AGP3 I24
INTERN_s>AGP4 I25
INTERN_s>AGP5 I26
INTERN_s>AGP6 I27
INTERN_s>AGP7 I28
INTERN_s>AGP8 I29
INTERN_s>AGP9 I30
INTERN_s>AGP10 I31
INTERN_s>AGP11 I32
Y1 X0 100% X1 PANEL-O_analog-valu
PANEL-I_CHNr2 SEL2
PANEL-O_analog-valuY2
PANEL-I_CHNr3 SEL3
PANEL-O_analog-valuY3
PANEL-I_CHNr4 SEL4
PANEL-O_analog-valuY4
PANEL-I_CHNr5 SEL5
PANEL-O_analog-valuY5
PANEL-I_CHNr6 SEL6
PANEL-O_analog-valuY6
PANEL-I_CHNr7 SEL7
PANEL-O_analog-valuY7
PANEL-I_CHNr8 SEL8
PANEL-O_analog-valuY8
Function:
--------
- Analog Outputs to Control Panel
Remarks:
-------
- For checking the setting of the "Panel down load file" it is useful to set ParamGrp_SCAL-PANEL-VALUE
to 1B. All analog signals may be displayed at the first line of the panel and checked for
the correct display at rated value (100%).
INPUT CROSSREFERENCE:
INTERN_LoadCell Source: INT3-MODBUS\S09:SETPOINTS
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CD001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CF001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CL001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CP001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT001-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
PANEL-AFC094 S02:PANL-DISPLAY
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C002/S002 1
F01/K01
A 4 E 175
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_cool-CT005-displ Source: PANEL-AFC094\S01:COOL-DISPLAY
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S07:ANALOG-OUT-3 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_i-inching-angle Source: INT3\S19:INCH-ANGLE
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY INT3\S19:INCH-ANGLE
INTERN_ixR-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_ixS-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_ixT-eff Source: INT2\S27:MOT-POWER
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_s>AGP1 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP10 Source: INT2\S30:AIR-GAP-MON1
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1 PANEL-AFC094\S02:PANL-DISPLAY
INTERN_s>AGP11 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP2 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP3 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP4 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP5 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP6 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP7 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP8 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
INTERN_s>AGP9 Source: INT2\S30:AIR-GAP-MON1
Sink : PANEL-AFC094\S02:PANL-DISPLAY LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S05:ANALOG-OUT-1
PANEL-I_CHNr1 Source: ?
Sink : PANEL-AFC094\S02:PANL-DISPLAY
PANEL-I_CHNr2 Source: ?
Sink : PANEL-AFC094\S02:PANL-DISPLAY
PANEL-I_CHNr3 Source: ?
Sink : PANEL-AFC094\S02:PANL-DISPLAY
PANEL-I_CHNr4 Source: ?
Sink : PANEL-AFC094\S02:PANL-DISPLAY
PANEL-I_CHNr5 Source: ?
Sink : PANEL-AFC094\S02:PANL-DISPLAY
PANEL-I_CHNr6 Source: ?
Sink : PANEL-AFC094\S02:PANL-DISPLAY
PANEL-I_CHNr7 Source: ?
Sink : PANEL-AFC094\S02:PANL-DISPLAY
PANEL-I_CHNr8 Source: ?
Sink : PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/UN Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/ixe Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/nref Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/nx Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i-pi/uxMA Source: BACKGND\S05:I-ANALOG-ADP
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
PANEL_i/Pm Source: INT3\S24:NW-REM-AD,PM
Sink : LCB-AFC094\S01:TRANS-ANALOG INT3-MODBUS\S06:ANALOG-OUT-2 PANEL-AFC094\S02:PANL-DISPLAY
ParamGrp_SCAL-PANEL-VALUE Source: ?
Sink : PANEL-AFC094\S02:PANL-DISPLAY
OUTPUT CROSSREFERENCE:
PANEL-O_analog-value1 Source: PANEL-AFC094\S02:PANL-DISPLAY
Sink : ?
PANEL-O_analog-value2 Source: PANEL-AFC094\S02:PANL-DISPLAY
Sink : ?
PANEL-O_analog-value3 Source: PANEL-AFC094\S02:PANL-DISPLAY
Sink : ?
PANEL-O_analog-value4 Source: PANEL-AFC094\S02:PANL-DISPLAY
Sink : ?
PANEL-O_analog-value5 Source: PANEL-AFC094\S02:PANL-DISPLAY
Sink : ?
PANEL-O_analog-value6 Source: PANEL-AFC094\S02:PANL-DISPLAY
Sink : ?
PANEL-O_analog-value7 Source: PANEL-AFC094\S02:PANL-DISPLAY
Sink : ?
PANEL-O_analog-value8 Source: PANEL-AFC094\S02:PANL-DISPLAY
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
PANEL-AFC094 S02:PANL-DISPLAY
Johannes Gonser
ATBDE / J.Gonser
07-02-16
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C002/S002 2
F01/K01
A 4 E 176
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANW19
>=1
BS
18
BIBS17
TRANW16
TRANW15
>=1
BS
14
BIBS13
TRANW12
>=1
BS
11
BIBS10
TRANW 9
TRANW 8
TRANW 7
TRANW 6
TRANW 5
TRANW 4
TRANW 3B
_ _
INTERN_First-Fault-Nr PANEL-O_FIRST-FAULT
INTERN_FMO-INT1-1 PANEL-O_ERROR-BLOCK
INTERN_FMO-INT1-2 PANEL-O_ERROR-BLOCK
INTERN_FMO-INT1-3 PANEL-O_ERROR-BLOCK
INTERN_FMO-INT1-4 PANEL-O_ERROR-BLOCK
INTERN_FMO-INT2-5 PANEL-O_ERROR-BLOCK
INTERN_FMO-INT3-6
0B .0 0B .1 0B .2 0B .3 0B .4 0B .5 0B .6 0B .7 0B .8
INTERN_Critical-Stop .9 0B .10 0B .11 0B .12 0B .13 0B .14 0B .15
Y PANEL-O_ERROR-BLOCK
INTERN_FMO-INT3-7
0B .0 0B .1 0B .2 0B .3 0B .4 0B .5 0B .6 0B .7 0B .8 0B .9 0B .10 0B .11 0B .12 0B .13
MODBUS-O_KNIF-STAT-CLOSED o .14
MODBUS-O_KNIF-ROT-CLOSED o .15Y PANEL-O_ERROR-BLOCK
INTERN_FMO-INT3-8 PANEL-O_ERROR-BLOCK
INTERN_FMO-INT3-9
0B .0 0B .1 0B .2 0B .3 0B .4 0B .5 0B .6 0B .7 0B .8
MODBUS-O_NonCritricalStop .9
INTERN_W/Delta-psi-T-> .10
INTERN_W/Delta-psi-T-< .11
MODBUS-O_ProcessInterlock .12
INTERN_Torque-Limit .13
INTERN_SpeedLim-Unet<95 .14
INTERN_Nw-Limit-8-rpm .15Y PANEL-O_ERROR-BLOCK
INTERN_FMO-INT3-10 PANEL-O_ERROR-BLOCK
INPUT CROSSREFERENCE:
INTERN_Critical-Stop Source: INT2\S02:TRANSF>60
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S05:FAULT-EVENT6
INTERN_FMO-INT1-1 Source: INT1\S08:FAULT-EVENT1
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT1-2 Source: INT1\S09:FAULT-EVENT2
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
PANEL-AFC094 S03:PANEL-OUT
Johannes Gonser
ATBDE / J.Gonser
05-11-29
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C002/S003 1
F01/K01
A 4 E 177
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
INTERN_FMO-INT1-4 Source: INT1\S11:FAULT-EVENT4
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT2-5 Source: INT2\S03:FAULT-EVENT5
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-10 Source: INT3\S09:WARN-EVENT10
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-6 Source: INT3\S05:FAULT-EVENT6
Sink : INT1\S07:SUMMARY-F/W INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-7 Source: INT3\S06:WARN-EVENT7
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-8 Source: INT3\S07:WARN-EVENT8
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_FMO-INT3-9 Source: INT3\S08:WARN-EVENT9
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_First-Fault-Nr Source: INT3\S23:FIRST-T/W
Sink : INT3-MODBUS\S02:FAULTS PANEL-AFC094\S03:PANEL-OUT
INTERN_LampTEST Source: INT3\S21:RESET/LT
Sink : LCB-AFC094\S03:AFC094-LED BACKGND\S06:SELECT-IND PANEL-AFC094\S04:LED:F1-F16 PANEL-AFC094\S03:PANEL-OUT INT3\S22:STATU
INTERN_Nw-Limit-8-rpm Source: INT2\S15:NX-LIMITS
Sink : PANEL-AFC094\S03:PANEL-OUT INT3-MODBUS\S03:STATUS-1 INT2\S15:NX-LIMITS
INTERN_SpeedLim-Unet<95 Source: INT2\S15:NX-LIMITS
Sink : PANEL-AFC094\S03:PANEL-OUT
INTERN_Torque-Limit Source: INT2\S15:NX-LIMITS
Sink : PANEL-AFC094\S03:PANEL-OUT
INTERN_W/Delta-psi-T-< Source: INT1\S24:TRAPEZ
Sink : PANEL-AFC094\S03:PANEL-OUT
INTERN_W/Delta-psi-T-> Source: INT1\S24:TRAPEZ
Sink : PANEL-AFC094\S03:PANEL-OUT
LCB_C>RESET Source: LCB-AFC094\S02:TRANS-DO
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S21:RESET/LT
MODBUS-O_KNIF-ROT-CLOSED Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S17:MILL-ON,WR
MODBUS-O_KNIF-STAT-CLOSED Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S17:MILL-ON,WR
MODBUS-O_NonCritricalStop Source: INT3-MODBUS\S01:MODBUS-OUT1
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S08:WARN-EVENT9 INT3\S16:START/STOP
MODBUS-O_ProcessInterlock Source: INT3-MODBUS\S08:MODBUS-OUT2
Sink : PANEL-AFC094\S03:PANEL-OUT INT3\S08:WARN-EVENT9 INT3\S16:START/STOP
OUTPUT CROSSREFERENCE:
PANEL-O_ERROR-BLOCK1 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK10 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK2 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK3 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK4 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK5 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK6 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK7 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK8 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_ERROR-BLOCK9 Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_FIRST-FAULT-NR Source: PANEL-AFC094\S03:PANEL-OUT
Sink : LCB-AFC094\S04:TRANS-DEFAUT
PANEL-O_LAMPTEST Source: PANEL-AFC094\S03:PANEL-OUT
Sink : ?
PANEL-O_RESET Source: PANEL-AFC094\S03:PANEL-OUT
Sink : INT3\S02:PANEL-INPUT1
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
PANEL-AFC094 S03:PANEL-OUT
Johannes Gonser
ATBDE / J.Gonser
05-11-29
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C002/S003 2
F01/K01
A 4 E 178
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
_
PANEL_LED-F3 .2
PANEL_LED-F4 .3
PANEL_LED-F5 .4
PANEL_LED-F6 .5
INTERN_LampTEST .6
PANEL_PI*LED-CENTRAL .7
PANEL_PI*LED-AUX-OFF .8
PANEL_PI*LED-MVD-OFF .9
PANEL_LED-F11 .10
PANEL_LED-F12 .11
PANEL_LED-F13 .12
PANEL_LED-F14 .13
INTERN_LCB-SEL .14
PANEL_PI*LED-LOCAL .15PANEL-O_LED:F1-F16Y
INPUT CROSSREFERENCE:
INTERN_LCB-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 PANEL-AFC094\S04:LED:F1-F16 INT3\S14:START-UP-AUX INT3\S11:PRIO
INT3\S22:STATUS-INDIC INT3\S16:START/STOP INT3\S21:RESET/LT INT3\S12:PRIOSEL-4
INTERN_LampTEST Source: INT3\S21:RESET/LT
Sink : LCB-AFC094\S03:AFC094-LED BACKGND\S06:SELECT-IND PANEL-AFC094\S04:LED:F1-F16 PANEL-AFC094\S03:PANEL-OUT INT3\S22:STATU
PANEL_LED-F11 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F12 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F13 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F14 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F3 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F4 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F5 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F6 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-AUX-OFF Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-AUX-ON Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-CENTRAL Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-LOCAL Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-MVD-OFF Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-MVD-ON Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
OUTPUT CROSSREFERENCE:
PANEL-O_LED:F1-F16 Source: PANEL-AFC094\S04:LED:F1-F16
Sink : ?
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
PANEL-AFC094 S04:LED:F1-F16
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C002/S004
F01/K01
A 4 E 179
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
TRANB
8
TRANB
7
TRANB
6
TRANB
5
TRANB
4
TRANB
3B
_ _
INTERN_REVERSE o PANEL_LED-F5
Selective Indic.PANEL_C>LOCAL-F6 PANEL_LED-F6
PANEL_PI*LED:MILL-STOP PANEL_LED-F11
INTERN_SLOWER PANEL_LED-F12
PANEL_LED-F13
Select Testprog.PANEL_S>F14 PANEL_LED-F14
INPUT CROSSREFERENCE:
INTERN_FASTER Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1 INT3\S19:INCH-ANGLE INT2\S16:NW1
INTERN_REVERSE Source: INT3\S12:PRIOSEL-4
Sink : INT1\S13:PHASE-SHIFT2 LCB-AFC094\S03:AFC094-LED INT3-MODBUS\S03:STATUS-1 INT1\S12:PHASE-SHIFT1 PANEL-AFC094\S05:LED-CO
INT2\S14:START-PARS INT2\S19:ROCK-STOP INT2\S18:CONTROL-N INT2\S13:NX INT2\S17:NW2
INTERN_SLOWER Source: INT3\S12:PRIOSEL-4
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1 INT3\S19:INCH-ANGLE INT2\S16:NW1
PANEL_C>LOCAL-F6 Source: INT3\S03:PANEL-INPUT2
Sink : BACKGND\S01:SELECT-DECO PANEL-AFC094\S05:LED-CONTROL1
PANEL_PI*LED:MILL-ON Source: INT3\S22:STATUS-INDIC
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1
PANEL_PI*LED:MILL-STOP Source: INT3\S22:STATUS-INDIC
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S05:LED-CONTROL1
PANEL_S>F14 Source: INT3\S02:PANEL-INPUT1
Sink : PANEL-AFC094\S05:LED-CONTROL1 INT3\S03:PANEL-INPUT2
OUTPUT CROSSREFERENCE:
PANEL_LED-F11 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F12 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F13 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F14 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F3 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F4 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F5 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_LED-F6 Source: PANEL-AFC094\S05:LED-CONTROL1
Sink : PANEL-AFC094\S04:LED:F1-F16
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
PANEL-AFC094 S05:LED-CONTROL1
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C002/S005
F01/K01
A 4 E 180
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.
>=1
B
16 &
B
15
>=1
B
14
&
B
13
&
B
12
&
B
11
&
B
10
>=1
B
9
&
B
8
&
B
7
&
B
6
&
B
5
&
B
>=1
B
3
&
B
2B
INTERN_LOCAL-SEL
INTERN_AUX-RUNNING o
INTERN_AUX-ON
INTERN_BLINK-W
PANEL_PI*LED-AUX-ON
o
o PANEL_PI*LED-AUX-OF
INTERN_MVD-ON o
CB-StatorINTERN_MVD1-ON
PANEL_PI*LED-MVD-ON
o PANEL_PI*LED-MVD-OF
INTERN_C>SERVICE
o PANEL_PI*LED-LOCAL
oINTERN_CENTRAL-SEL PANEL_PI*LED-CENTRA
INPUT CROSSREFERENCE:
INTERN_AUX-ON Source: INT3\S13:START-UP-AUX
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX INT3\S13:START-UP-AUX
INTERN_AUX-RUNNING Source: INT3\S13:START-UP-AUX
Sink : INT3\S16:START/STOP BACKGND\S03:COOL-MONITOR PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF INT3\S17:MILL-ON,WR
INTERN_BLINK-W Source: INT3\S21:RESET/LT
Sink : PANEL-AFC094\S01:COOL-DISPLAY PANEL-AFC094\S06:LED-CONTROL2 INT3\S21:RESET/LT
INTERN_C>SERVICE Source: INT3\S03:PANEL-INPUT2
Sink : BACKGND\S04:MODE-SELECT PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX
INTERN_CENTRAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 INT3\S18:BRAKE-HORN INT3\S14:START-UP-AUX INT3\S11:PRIOSEL-3
INT3\S10:PRIOSEL-2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR INT3\S12:PRIOSEL-4 INT2\S17:NW2 INT2\S1
INTERN_LCB-SEL Source: BACKGND\S04:MODE-SELECT
Sink : INT3-MODBUS\S03:STATUS-1 PANEL-AFC094\S06:LED-CONTROL2 PANEL-AFC094\S04:LED:F1-F16 INT3\S14:START-UP-AUX INT3\S11:PRIO
INT3\S22:STATUS-INDIC INT3\S16:START/STOP INT3\S21:RESET/LT INT3\S12:PRIOSEL-4
INTERN_LOCAL-SEL Source: BACKGND\S04:MODE-SELECT
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S14:START-UP-AUX INT3\S10:PRIOSEL-2 INT3\S22:STATUS-INDIC INT3\S12:PRIOSEL-4
INTERN_MVD-ON Source: INT3\S15:MVD-ON-OFF
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF INT3\S16:START/STOP INT3\S17:MILL-ON,WR
INTERN_MVD1-ON Source: INT3\S15:MVD-ON-OFF
Sink : INT1\S07:SUMMARY-F/W PANEL-AFC094\S06:LED-CONTROL2 INT3\S15:MVD-ON-OFF
ParamGrp_AFC094-LED-ON Source: ?
Sink : PANEL-AFC094\S06:LED-CONTROL2 INT3\S22:STATUS-INDIC
OUTPUT CROSSREFERENCE:
PANEL_PI*LED-AUX-OFF Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-AUX-ON Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-CENTRAL Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-LOCAL Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-MVD-OFF Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
PANEL_PI*LED-MVD-ON Source: PANEL-AFC094\S06:LED-CONTROL2
Sink : LCB-AFC094\S03:AFC094-LED PANEL-AFC094\S04:LED:F1-F16
chan
ge
derived from:
replaces:
replaced by:
office resp.:
issued:
checked:
std. checked:
released:
doc. type format language sht. nr. nr. of shts.
Collahuasi ProjectSAG Mill / Run Program
PANEL-AFC094 S06:LED-CONTROL2
Johannes Gonser
ATBDE / J.Gonser
05-08-26
PSR FUPLA2 Release 4.B1 Updated 01-06-07 / Rev_2.3
CP016/B0/P0/TB/C002/S006
F01/K01
A 4 E 181
3BHS135699
Für
die
se Z
eich
nung
beh
alte
n w
ir un
s al
le R
echt
e, a
uch
für
den
Fal
l der
Pat
ente
rtei
lung
und
der
Ein
trag
ung
eine
s an
dere
nge
wer
blic
hen
Sch
utzr
echt
es, v
or. M
issb
räuc
hlic
he V
erw
endu
ng,
wie
insb
eson
dere
Ver
viel
fälti
gung
und
Wei
terg
abe
an D
ritte
ist
nich
t ges
tatte
t; si
e ka
nn z
ivil-
und
str
afre
chtli
ch g
eahn
det w
erde
n.
All
right
s ar
e re
serv
ed fo
r th
is d
raw
ing,
eve
n in
cas
e of
of
a p
aten
t and
reg
istr
atio
n of
ano
ther
indu
stria
l rig
ht. M
catio
n, in
par
ticul
ar r
epro
duct
ion
or h
andl
ing
over
to th
iis
pro
hibi
ted;
it is
civ
illy
and
crim
inal
ly a
ctio
nabl
e.