RPC Electronics Overall system diagram –At detector –Inside racks Current status...
-
Upload
jaylynn-lightfoot -
Category
Documents
-
view
214 -
download
0
Transcript of RPC Electronics Overall system diagram –At detector –Inside racks Current status...
RPC Electronics
• Overall system diagram– At detector – Inside racks
• Current status– Discriminator board– TDC board– Remaining task
AlteraCyclone
IIFPGA
AlteraCyclone
IIFPGA
20X4rowsconnectors
32 channel
32 channel
(Timing bin =106ns/64)
Data
32 bitsL1 trigger
RPC(HBD) crate/BUS structure 6Ux160 mm VME size
TDC
TDC
OutputTo L1
Clockfanout
L1 primitives L1
GT
M Slo
wC
on
tro
l
8/6 TDCs
TDC
Output To
DCM
DC
M
Disc.
Disc.
16 channelscable input
16 channelscable input
16 channelscable input
16 channelscable input
On chamber
Clock Master
Serial download
Serial download
Signal flow
Temporary programming jig
power
LVDS discriminator output
CMS RPC discriminator chip
RPC Discriminator board
RPC TDC board
DCM dataL1 data
Cable adapter board
RPCdisc32ch
3M6834-4500PL
Or8534-4500pl
RPCTDC64ch
Half octant Module edge
AdapterBoard
AdapterBoard
2-3 m cable ? 8 meters cable ?
2-3 m cable? 8 meter cable ?
3M (Gray)3432-5302
3M (Black)3432-
5302RB
3M (Gray)3417-6640
3MN3432-L302RB
3M (Black)D89140-????
Signal Cable : 40 conductors twist flat ribbon cable
3M (gray)3431-5302
3M4640-7300
3M 1700/40 Twisted Pair, Flat Cable, .050" 28 AWG StrandedFire rating VW-1
16 short RG174 cables
Signal Cable
RPC discriminator power
Molex 43650-04124 circuits
94-V0 Molex 43645-0400UL94 V0
Molex 43030-000820-24 gauge wireMax. current 5A.
Discriminator RPC board internally has +5 Analog, +5 Digital, +3V Digitalthrough low drop regulators
Power connector need +6V analog, +6V digitalThe board draws 0.42A total current (analog+digital)The current thinking is we will combine analog and digital power at the patch panel connector at RPC half octant edge.
fuse
Molex 39012105 Molex 00150601064.20mm (.165") Pitch Mini-Fit BMI™ Plug
42475 series Dual Row With Panel Mount Ears
4.20mm (.165") Pitch Mini-Fit Jr.™ Receptacle
5557 series Dual Row
39012145 – 14(16) position (94V-0)
0015-06-0146 14(16) position(94V-0)
~1.5cm
Inside the chamber module
Panel Thickness: 1.60mm (.063") max.
12(16) connectors for RPC3
Chamber endLV supplies wires
Half octant Module edge
Power Connector
Molex 46134-321216 gauge wires, 9A max100 cycles mating
Molex 46083-321216 gauge wires, 9A max100 cycles mating
FEM crate ERNI 114402 2mm HM standard
9(8)A at 200c per contact94V-0
TDC 0.6A when power up ~1A at full speed 4V (3.3V and 1.2 internally)
Clock fanout module ~.8A
Xmit module ~.4A after power up, <1A a full speed
L1 trigger output moduledesign in progress
Clock Master0.9V at 5.5V (one per rack)1.1A at 4V
VME 6U mechanical form factor
All modules has fuse
High Voltage Power supply
• We use CAEN SY1527LC crate supply– 8 U size– RPC1N and 1S probably can just share one
power supply– how about station 2, 3
• Do we need a patch (fanout) panel
DC power distribution
• After half octant module, all discriminator board power(2 wires per module) should be wire to rack.– 16*6 RPC discriminator for station 3– DC power fanout at din rail mounted fuse block at the
FEM rack (~1A fuse)– Do not share power supply between station.– Use Low noise converter pack (QPAC)
• For the FEM crate power– do not share power between crates.
Analog GND
+4V-3.5V -3.5V
5V(4V)
Digital GND
HBD crate power connection(back view) with Bus Bar
Clock fanout cableMeritec 980319-024(-048)UL 94V-0
Bus Bar
Channel count etc… (one side)
Station 1a+b 2 3 total
Channel 3072 3848 2872 9792
Channel per FEM (TDC)
64 64 64 65
FEM (TDC) 48 64 48 190
Disc Board 96 128 96 380
L1 trigger Fibers 8 16 8 32
FEM/ fibers 6 4 6
Support board/crate 3 4 3
FEM/crate 12 16 12
Crates 4 4 4 12
The crate size is like 6U VME crate.I would like to limit the length discriminator cable to 10 meters.
(to be tested about jitters)
The RPC2, 3, we will need to find the crate space near the detector.Crate need to be recess in the rack. Cable routing space needed in front of the crate.
What half octant station 2,3 need
• 6 discriminator boards, 3 TDC modules for station 3 half octant, 8 discriminator boards, 4 TDC modules for station 2 half octant.
• Don’t know we should have one crate or 2 crates for the coming run.– Timing issues– Some thing we need to thinks about…
• We only need one DCM board with maximum 2 FE3 daughter card.– One more granule, we also need one GTM.
• We also need 2 RPC L1 trigger board • The slow control will done with Ethernet (packet transfer).
– Backup solution will be slow serial download cable– I assume this will become UC/Nevis responsibility
Electronics status
• We have received prototype discriminator board a while ago, one assembled.
• The two assembled TDC modules was received about one week ago.
• We have received 100 cable adapter board last Friday. We assembled one example.
Electronics test done so far
• Check out discriminator serial download strings– set discriminator threshold DAC– Fire test pulse and see the output LVDS signal
• Couple directly into the input amplify
• TDC module– Verify serial download– read data back in offline mode
• Through the clock master module– Fire TDC module internal test pulse, compare TDC
value vs. test pulse steps• More detail test works need to be done to
characterize the system.
TDC module internal test pulse vs. TDC value
Internal test pulse step Internal test pulse step
TD
C TD
C
Channel 17
Channel 18
dead region
One beam crossing
TDC internal test pulse is generated with both edge of the 320MHz clock(i.e. 64 steps, ~1.6ns per step)
Clockmaster software
• Clock master module interface– use Motorola Coldfire 5282 evaluation board
• (ethernet) slowdown load
– Interface to the GTM to distribute clocks, L1 trigger and test pulse
• Alex has able to build uCLinux for the 5282 evaluation board– we will be working together to build the
software to control the FEE system.
What happen next
• More testing
• Built L1 trigger board 4 months?
• Problem– There is only one test stand, like to build more
• Production issue on the backplane, crate, clock master module, xmit, clock fanout etc
• This will become problem to has test stand in BNL and Boulder
– When will the production start