Review of the ADC for the LAr trigger upgrade Introduction.

6
Review of the ADC for the LAr trigger upgrade Introduction

Transcript of Review of the ADC for the LAr trigger upgrade Introduction.

Page 1: Review of the ADC for the LAr trigger upgrade Introduction.

Review of the ADC for the

LAr trigger upgrade

Introduction

Page 2: Review of the ADC for the LAr trigger upgrade Introduction.

Mandate• To recommend the use of one of the three possible ADCs being currently

considered

• The selection criteria should take into account the following points:– Measured performances of (at least) a 2-channel ADC (ENOB, INL and DNL, power

consumption, latency budget, ...) compared to the requirements– Measured performances with radiation (TID, NIEL, SEU) and their impact on the

installed system– Procurement schedule for the total quantity (this includes design time if needed)– QA process for guarantying the radiation hardness of the production– Interface to the serialiser (i.e. what is needed in between the ADC and the serialiser)– Costs and resources (costs - production+packaging for ASICs/production+single-lot

premium for COTS, manpower resources for design/manuf./testing)– Maintenance requirements (spares, etc.)– Possible impact on Phase-2 upgrade

Page 3: Review of the ADC for the LAr trigger upgrade Introduction.

Review Committee• Reviewers:

– Francis Anghinolfi (CERN)– Ian Brawn (RAL)– Paul Hanke (Heidelberg)– Walter Snoeys (CERN)– Philippe Farthouat (CERN, Chair)

• Ex-officio:– Martin Aleksa, LAr PL– Bill Cleland, LAr upgrade FE electronics coordinator– Beniamino Di Girolamo, TC– Ariella Cattai, TC– Luis Hervas, Phase I Upgrade coordinator– Francesco Lanni, Phase I Upgrade coordinator

Page 4: Review of the ADC for the LAr trigger upgrade Introduction.

Agenda and Documentation

• Each proposed solution team has got a 1-hour slot– To be freely organised

• Documentation has been available enough time in advance – Thanks

Page 5: Review of the ADC for the LAr trigger upgrade Introduction.

Requirements

Sampling rate

Dynamic range

ENOB INL DNL Power Radiation Qualification

≥ 40 Ms/s 12 b ≥ 11 b ≤ 1 LSB ≤ 1 LSB

≤ 145 mW TID: ~100 kRadNIEL: 1013 neutrons.cm-2

SEE: 6 1013 hadrons. cm-2

• Additional constraints– A lot of channels on a board in the front-end

crate• Multichannel device

– TID and NIEL not expected to be huge problem but SEE might be

Page 6: Review of the ADC for the LAr trigger upgrade Introduction.

Procedure

• Today we’ll hear the three proposals • A number of people on Vidyo– Do not speak without a microphone

• Closed session at the end of the meeting• Decision and report might take a bit of time

but should be within 2 weeks


A two level trigger system for the ICARUS LAr-TPC Daniele Dequal Università degli Studi di Padova and INFN Padova on behalf of the ICARUS collaboration.

A two level trigger system for the ICARUS LAr-TPC Daniele Dequal Università degli Studi di Padova and INFN Padova on behalf of the ICARUS collaboration.

Sar Adc and Adc Design

Sar Adc and Adc Design

Laser Sensor Series LAR - WayCon · LAR-10: 0.001 to 5 mm; LAR-30: 0.01 to 15 mm; LAR-70: 0.02 to 35 mm; LAR-160: 0.1 to 80 mm; LAR-400: 0.2 to 200 mm External input 0SEt Set the

Laser Sensor Series LAR - WayCon · LAR-10: 0.001 to 5 mm; LAR-30: 0.01 to 15 mm; LAR-70: 0.02 to 35 mm; LAR-160: 0.1 to 80 mm; LAR-400: 0.2 to 200 mm External input 0SEt Set the

A Calibration concept for SAR ADC for operation in LAr...SAR ADC Architecture 9/11/2018 Yuan Mei 3 DAC SAR Logic Vin Digital Outputs Comparator •Bottom plate sampling method with

A Calibration concept for SAR ADC for operation in LAr...SAR ADC Architecture 9/11/2018 Yuan Mei 3 DAC SAR Logic Vin Digital Outputs Comparator •Bottom plate sampling method with

Keysight U5340A FPGA Development Kit for High …...ADC DDR3 Memory QDR2 Memory DDR3 Memory PCIe BUS Trigger FPGA DC Front-End Time Base DC Front-End DPU ADC ADC ADC Interface Calibration

Keysight U5340A FPGA Development Kit for High …...ADC DDR3 Memory QDR2 Memory DDR3 Memory PCIe BUS Trigger FPGA DC Front-End Time Base DC Front-End DPU ADC ADC ADC Interface Calibration

Win with InstaSPIN™ - TI.com · 2014. 10. 2. · PLECS module, which controls PLECS converter • MCU 'trig' output used to trigger internal ADC now triggers PLECS 'ADC-069M' •

Win with InstaSPIN™ - TI.com · 2014. 10. 2. · PLECS module, which controls PLECS converter • MCU 'trig' output used to trigger internal ADC now triggers PLECS 'ADC-069M' •

FT1128T/Q TDA ADC C ADC

FT1128T/Q TDA ADC C ADC

LVL1 Trigger Status - Tokyo Metropolitan University ATLAS Overview Week at BNL 3 Calorimeter Level-1 Calorimeter LAr,Tile Calorimeter LAr,Tile ΣΣ CP/JEP RODCP/JEP ROD LVL1 CTP LVL1

LVL1 Trigger Status - Tokyo Metropolitan University ATLAS Overview Week at BNL 3 Calorimeter Level-1 Calorimeter LAr,Tile Calorimeter LAr,Tile ΣΣ CP/JEP RODCP/JEP ROD LVL1 CTP LVL1

Global Trigger Global Muon Trigger

Global Trigger Global Muon Trigger

myLOCALS LAR

myLOCALS LAR

PCB Scope / Logic Analyzer Hardware Design Description · (ADC), trigger circuitry and trigger threshold generation. The only major block outside is the analog frontend – and even

PCB Scope / Logic Analyzer Hardware Design Description · (ADC), trigger circuitry and trigger threshold generation. The only major block outside is the analog frontend – and even

Owners Manual ADC-430 ADC-530 ADC-430A ADC-530A

Owners Manual ADC-430 ADC-530 ADC-430A ADC-530A

COLOR MONITOR SERVICE MANUAL - Diagramas dediagramasde.com/diagramas/otros2/LG (CL-32) L1510SFK...- 7 - BLOCK DIAGRAM EEPROM 24LC16 ADC/PLL/Scaler (GMZAN2) MICOM (MTV312) Schmitt Trigger

COLOR MONITOR SERVICE MANUAL - Diagramas dediagramasde.com/diagramas/otros2/LG (CL-32) L1510SFK...- 7 - BLOCK DIAGRAM EEPROM 24LC16 ADC/PLL/Scaler (GMZAN2) MICOM (MTV312) Schmitt Trigger

Development of novel R/O electronics for LAr detectors 6.10.2006 Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.

Development of novel R/O electronics for LAr detectors 6.10.2006 Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.

The ATLAS Phase-I Upgrade LAr System ATCA Carrier Boardatlas.physics.arizona.edu/~kjohns/downloads/lithe/Carrier/lar-atca... · 3/25/2015  · The Phase-I upgrade LAr trigger system

The ATLAS Phase-I Upgrade LAr System ATCA Carrier Boardatlas.physics.arizona.edu/~kjohns/downloads/lithe/Carrier/lar-atca... · 3/25/2015  · The Phase-I upgrade LAr trigger system

A 7.5-GS/s 3.8-ENOB 52-mW flash ADC with clock duty ... 22:3 22 On-chip 3 3:2 1234T 2 1/N clk input sel sel_man trigger • Reconstruct full ADC output by realigning measured data

A 7.5-GS/s 3.8-ENOB 52-mW flash ADC with clock duty ... 22:3 22 On-chip 3 3:2 1234T 2 1/N clk input sel sel_man trigger • Reconstruct full ADC output by realigning measured data

MC56F8006 New Features: PDB, PGA, ADC, and PWMcache.freescale.com/files/microcontrollers/doc/app_note/AN3844.pdf · The PGA trigger is the software trigger or hardware tr igger from

MC56F8006 New Features: PDB, PGA, ADC, and PWMcache.freescale.com/files/microcontrollers/doc/app_note/AN3844.pdf · The PGA trigger is the software trigger or hardware tr igger from

Viz Multichannel User’s Guide - Documentation Centerdocs.vizrt.com/viz-multichannel-guide-2.10.pdf · 3.3.1 Viz Multichannel ... 7.5 Harris ADC-100 ... 17.4.2 Trigger Viz Multichannel

Viz Multichannel User’s Guide - Documentation Centerdocs.vizrt.com/viz-multichannel-guide-2.10.pdf · 3.3.1 Viz Multichannel ... 7.5 Harris ADC-100 ... 17.4.2 Trigger Viz Multichannel

Endcap Trigger Emulation Xin Wang. 2 FEE DSM0 DSM1 DSM2 720 towers 90 trigger patches 12 ‘half’ jet patches 0.3x1 or 0.6x1 2 endcap halves Raw ADC from.

Endcap Trigger Emulation Xin Wang. 2 FEE DSM0 DSM1 DSM2 720 towers 90 trigger patches 12 ‘half’ jet patches 0.3x1 or 0.6x1 2 endcap halves Raw ADC from.

Photos LAR

Photos LAR