Rev 9productdata.numato.com/assets/downloads/fpga/elbertv2/...The VGA interface provides this board...

Elbert V2 Spartan 3A FPGA Development Board User Guide

www.numato.com Rev 9

Get in touch with us!

Please feel free to send a mail to one of the mail IDs below or use the Contact Us page athttp://www.numato.com to drop us a quick message. Technical HelpGot technical questions? Please write to [email protected]

Sales TeamQuestions about making payments, volume discounts, academic/open source discounts, purchaseorders and quotes? Please write to [email protected]

WebmasterQuestions/Suggestions about our website? Please write to [email protected]

Like us on Facebook! https://www.facebook.com/numato

Visit our blog http://www.numato.cc for news, updates and specials.

Mailing AddressNumato Systems Pvt Ltd1st Floor, #56C Wipro Avenue Phase 1 - Electronic CityBangalore, KA-560100, India

* Mail orders, phone orders and direct pick up are not available at this time. Please visit our online store to place your order. Estimated shipping time toyour address will be displayed in the shopping cart before checkout.

You may use, modify or share this publication or part of thereof adhering to Creative Commons Attribution-ShareAlike 3.0 Unported (CC BY-SA 3.0) License.See complete license text at http://creativecommons.org/licenses/by-sa/3.0/

All trademarks are property of their respective owners.

http://www.numato.com/

http://www.numato.cc/

https://www.facebook.com/numato

https://www.facebook.com/numato

1 Elbert V2 Spartan 3A FPGA Development Board – User Guide

Introduction

Elbert V2 is an easy to use FPGA Development board featuring Xilinx Spartan-3A FPGA. Elbert V2 isspecially designed for experimenting and learning system design with FPGAs. This development boardfeatures Xilinx XC3S50A TQG144 FPGA. The USB 2.0 interface provides fast and easy configurationdownload to the on-board SPI flash. You don’t need a programmer or special downloader cable todownload the bit stream to the board.

Applications

• Product Prototype Development• Home Networking • Signal Processing• Wired and Wireless Communications • Educational tool for schools and universities

Board features

• FPGA: Spartan XC3S50A in TQG144 package• Flash memory: 16 Mb SPI flash memory (M25P16)• USB 2.0 interface for On-board flash programming• FPGA configuration via JTAG and USB• 8 LEDs, Six Push Buttons and 8 way DIP switch for user defined purposes• One VGA Connector• One Stereo Jack• One Micro SD Card Adapter• Three Seven Segment Displays• 39 IOs for user defined purposes• On-board voltage regulators for single power rail operation

©2015 NUMATO SYSTEMS PVT LTDwww.numato.com


How to use the moduleThe following section describes how to use this module.

Components/Tools required

Along with the module, you may need the items in the list below for easy and fast installation.

1. USB A to Mini B cable.

2. DC Power supply (Optional).

Connection Diagram

This diagram should be used as a reference only. For detailed information, see Elbert V2 schematics atthe end of this documentation. Details of individual connectors are as below.



USB Interface The on board full speed USB controller helps a PC/Linux/Mac computer tocommunicate with this module. Use a USB A to Mini B cable to connectwith a PC. By default the module is powered from USB so make sure not toovercrowd unpowered USB hubs (the picture on the left shows USB Miniconnector).

Visit http://numato.com/cables-accessories to buy cables andaccessories for this product.

DC Power SupplyThis module uses +5V power supply to function properly. By default theboard is configured to use +5V supply from USB. So an external +5V poweris not required unless USB port is unable to supply enough current. Inmost cases USB ports are capable of providing enough current for themodule. Current requirement for this board largely depends on yourapplication. Please consult FPGA datasheet for more details on powerrequirements. If for any reason, an external 5V power supply needs to beused for the module, the Power select jumper should be configuredproperly before connecting the power supply. Please refer to the markingon the board for more details.

Power SelectThe Solder jumper is used to configure the power source for the board. The Solder jumper in pin 1 and2 is shorted to switch the power source to on board USB port and pin 2 and 3 to use the external DCpower.

JTAG ConnectorJTAG connector provides access to FPGA's JTAG pins. A XILINX platform cable can be used for JTAGprogramming.


http://numato.com/cables-accessories


VGA

The VGA interface provides this board the ability to generate VGA signals from FPGA and displayinformation any Display/monitor that supports standard VGA connector. This VGA interface usesresistor network based DAC for easy use and code implementation. This 8 bit VGA interface candisplay up to 256 colors.

Two IOs on the FPGA are dedicated for generating two channels of audio. Different audio tones can begenerated by using PWM and Frequency synthesis. The VGA interface provides this board the abilityto generate VGA signals from FPGA and display information any Display/monitor that supportsstandard VGA connector. This VGA interface uses resistor network based DAC for easy use and codeimplementation. This 8 bit VGA interface can display up to 256 colors.



Micro SD and AudioElbert V2 features a Micro SD adapter on-board. By installing a Micro SD card, you can add datalogging, media storage and other file storage to your design.

Two IOs on the FPGA are dedicated for generating two channels of audio. Different audio tones can begenerated by using PWM and Frequency synthesis.



7Segment LED DisplayThis board features three 7-segment LED display multiplexed for low pin count operation. Eachmodule can be separately turned on and off with the three switching transistors.



LED, Push Button and Dip Switch

Elbert V2 has six push button switches, an eight position DIP switch and eight LEDs for humaninteraction. All switches are directly connected to Spartan 6 FPGA and can be used in your design withminimal effort. The switches will require weak pull up on the GPIOs to be enabled. Please see asample UCF (User Constraints File) to see how to enable pull-ups on IOs.



GPIOsThis board is equipped with 39 user IO pins that can be used for various custom applications. Pinassignments on the connectors are available in the tables below.

HEADER P1

Header Pin No. Pin description Spartan-3A (XC3S50A-TQG144)Pin No.

1 IO_L12P_3 31

2 IO_L12N_3 32

3 IO_L11P_3 28

4 IO_L11N_3 30

5 IO_L10P_3 27

6 IO_L10N_3 29

7 IO_L09P_3 24

8 IO_L09N_3 25

9 GND NA

10 GND NA

11 VCCAUX NA

12 VCCAUX NA

HEADER P6


1 IO_L08P_3/TRDY2/LHCLK6 19

2 IO_L08N_3/LHCLK7 21

3 IO_L07P_3/LHCLK4 18



6 IO_L06N_3/IRDY2/LHCLK3 16





9 GND NA

10 GND NA

11 VCCAUX NA

12 VCCAUX NA

HEADER P2


1 IO_L04P_3 10

2 IO_L04N_3/VREF_3 11

3 IO_L03P_3 7

4 IO_L03N_3 8

5 IO_L02P_3 3

6 IO_L02N_3 5

7 IO_L01P_3 4

8 IO_L01N_3 6

9 GND NA

10 GND NA

11 VCCAUX NA

12 VCCAUX NA

HEADER P4


1 IO_L12P_0/VREF_0 141

2 IO_L12N_0/PUDC_B 143

3 IO_L11P_0 138

4 IO_L11N_0 139

5 IO_L10P_0 134

6 IO_L10N_0 135

7 IO_L09P_0/GCLK10 130



8 IO_L09N_0/GCLK11 132

9 GND NA

10 GND NA

11 VCCAUX NA

12 VCCAUX NA

HEADER P5


1 IO_L07P_0/GCLK6 125

2 IP_0/VREF_0 123

3 IO_L07N_0/GCLK7 127

4 IO_L06N_0/GCLK5 126

5 IO_L08N_0/GCLK9 131

6 IO_L07P_1/IRDY1/RHCLK6 91

7 IO_0 142

8 IP_0 140

9 GND NA

10 VCCAUX NA



Driver Installation

Windows

This product requires a driver to be installed for proper functioning when used with Windows. Thedriver package can be downloaded from the product page. To install the driver, unzip the contents ofthe downloaded driver package to a folder. Attach USB cable to the PC and when asked by Windowsdevice installation wizard, point to thefolder where driver files are present.When driver installation is complete,the module should appear in WindowsDevice Manager as a serial port (seethe picture on the right). Note downthe name of the serial port (COM1,COM2 etc..). This information isrequired while programming themodule with configuration tool.

Linux

To use this product with Linux, USB CDC driver needs to be compiled in with the kernel. Fortunately,most Linux distributions (Ubuntu, Redhat, Debian etc..) has this driver pre-installed. The chances ofyou requiring to rebuild the kernel to include the USB CDC driver is very slim. When connected to aLinux machine, this product should appear as a serial port in the /dev directory. Usually the name ofthe device will be “ttyACMx” or similar. The name may be different depending on the Linuxdistribution you have.

Mac

Similar to Linux, Mac operating system comes with the required drivers pre-installed. When connectedto a Mac computer, the device should appear as a serial port.



Generating Bit Stream for Elbert V2

HDL design needs to be converted to bit stream before it can be programmed to FPGA. Elbert V2 atthis time accepts only binary (.bin) bit stream created by XILINX ISE(http://www.xilinx.com/tools/webpack.htm). Once the HDL is synthesized, it is easy to create a binarybit stream out of it. Please follow the Steps below to generate binary bit stream from your designusing ISE Web Pack.

Step 1: Right click on the “Generate Programming File” option in “Processes” window.


http://www.xilinx.com/tools/webpack.htm


Step 2: Select “Process Properties” from the pop up menu. In the dialog box, check “Create BinaryConfiguration File” Check box and click “Apply”.

Step 3: Click “OK” to close the dialog box. Right click on “Generate Programming File” option again andselect “Run”. Now you will be able to find a .bin file in the project directory and that file can be usedfor Elbert V2 configuration.



Powering Up Elbert V2

Elbert V2 can be powered directly from USB port so make sure that you are using a USB port that canpower the board properly. It is recommended to connect the board directly to the PC instead using ahub. It is practically very difficult to estimate the power consumption of the board, as it dependsheavily on your design and the clock used. XILINX provides tools to estimate the power consumption.In any case if power from USB is not enough for your application, an external supply can be applied tothe board. Elbert V2 requires two different voltages, a 3.3V and a 1.2V supply. On-board regulatorsderive these voltages from the USB/Ext power supply.

Configuring Elbert V2

The Elbert V2 Spartan6 module can be configured by two methods,

a) Using Elbert V2 configuration tool through USB.

b) Using the Xilinx programming cable..

Configuring Elbert V2 using configuration tool

Elbert V2 has an on-board micro-controller which facilitates easy reprogramming of on-board SPI flashthrough USB interface. The micro-controller receives bit stream from the host application andprogram it in to the SPI Flash and lets the FPGA boot from the flash. The Elbert V2 configurationapplication can be downloaded from www.numato.com for free. When Elbert V2 is connected to PC, itshows up as a COM port in Device Manager. Run configuration application, select proper COM Portbefore downloading bit stream. Click on “Open File” to select the bit stream file (.bin) and press“Program” button to download the bit stream. Wait till the download process is finished. Once thedownload process is over, the configuration controller will try to boot the FPGA from the SPI Flashautomatically. Follow the below steps.


http://www.numato.com/


Step 1: Open Elbert V2 Configuration Tool. Select the port no.(Refer “Driver installation” for moreinformation on finding port no.) Click Open file and select the .bin file.



Step 2: Click on “Program” button. Wait till “Done” appears on the screen.



Configuring Elbert V2 using JTAG

Elbert V2 Spartan6 module features an on-board JTAG connector which facilitates easy reprogrammingof SRAM and on-board SPI flash through JTAG programmer like “XILINX Platform-cable usb”.Programming Elbert V2 using JTAG requires “XILINX ISE iMPACT” software which is bundled withXILINX ISE Design Suite. To program the SPI flash we need a ".mcs" file needs to be generated from the".bit" file. Steps for generating ".mcs" file is discussed below. Programming FPGA SRAM does notrequire a mcs file to be generated.

Generating ".mcs" file for Elbert V2Step 1: Open ISE iMPACT. Click on “Create PROM file(PROM file formatter)”.In the dialog box, select“Configure Single FPGA” in storage device type. Then click on the green arrow at the right side.



Step 2: Select 16M in Storage Device (bits) list. Nowclick on “Add Storage Device”, then the green arrow atthe right side.

Step 3: Set an output file name and an output file location(the ".mcs" file will be generated at this location which willbe required later for programming the FPGA), then clickOK twice, then select the ".bit" file we already generatedthen click Open and click NO when it prompts to addanother device file.



Step 4: Double click on “Generate File”. “Generate Succeeded” will be displayed as shown in fig belowif the mcs file is generated successfully.



Programming FPGA using ISE iMPACTStep 1: Open ISE iMPACT. Click on “Boundary Scan” in the iMPACT flows window in the left top corner.Then right click on the window panel in the right side. Select “Initialize Chain”.



Step 2: If the device is detected properly you will get a pop up window as shown below, Click OK. Thenright click on the SPI/BPI (next to the black arrow in the below fig.), select Add SPI/BPI Flash.

Step 3: Select the ".mcs" file we already created and click OK. Now choose “M25P16” in the dialoguebox appeared, then click OK.



Step 4: Click on “Flash”, Double Click on Program, select OK. If the programming is successful, aconfirmation message will be displayed.



Technical Specifications

Parameter * Value Unit

Basic Specifications

Number of GPIOs 39

Number of LEDs 8

Number of Push Buttons 6

SPI Flash Memory (M25P16) 16 Mb

Power supply voltage (USB or external) 5 - 7 V

FPGA Specifications

Internal supply voltage relative to GND –0.5 to 1.25 V

Auxiliary supply voltage relative to GND –0.5 to 3.75 V

Output drivers supply voltage relative to GND –0.5 to 3.75 V * All parameters considered nominal. Numato Systems Pvt Ltd reserve the right to modify products without notice.



Physical Dimensions

SchematicsSee next page.


1

1

2

2

3

3

4

4

5

5

6

6

7

7

A A

B B

C C

D D

E E

Date: 25 mar 2014KiCad E.D.A.

Rev: Size: A3Id: 1/5

Title: Elbert - Spartan 3A FPGA Development Board

File: ElbertV2.schSheet: /

Numato Labhttp://www.numato.comLicense : CC BY-SA

Spartan

Spartan.sch

SW[1..6]LED[1..8]

AUDIO_LAUDIO_R

DP[1..8]

7Seg_[0...7]7Seg_1en7Seg_2en7Seg_3en

HsyncVsync

R[0..2]G[0..2]B[0..1]

CLKCMD

DAT0DAT1DAT2DAT3

DONE

SCK

SO

INITB

SI

MCLK

CS

PROGB

PIC

PIC.sch

PROGB

DONEINITB

SCKCSSOSI

MCLK

Power Supply

Power Supply.sch

SPARTAN EXPANSION MODULES

Expansion Modules

Expansion Modules.sch

7Seg_[0...7]7Seg_1en7Seg_2en7Seg_3en

VsyncHsyncB[0...1]G[0...2]R[0...2]

CLKCMD

DAT3DAT2

DAT0DAT1

AUDIO_LAUDIO_R

SW[1..6]DP[1..8]

LED[1..8]

PIC

POWER SUPPLY

XC3S50AN-TQG144

1

1

2

2

3

3

4

4

5

5

6

6

7

7

A A

B B

C C

D D

E E




File: Spartan.schSheet: /Spartan/


INITB

SI

VS0

VS1

VS2

CS

M0

M2

M1

SW3SW2

SW1

LED4

LED7

LED6

LED5

SW4

LED3

LED2LED1

LED8

SO

SCK

DP3

DP2

DP1

DP4

DONEPROGB

TDO

TCKTDI

TMS

VCCINIT

C1

0.1uF

C5

0.1uF

C7

0.1uF

C3

0.1uF

C10

0.1uF

C13

0.1uF

C12

0.1uF

VCCIO

C8

0.1uF

C11

0.1uF

C9

0.1uF

C6

0.1uF

C4

0.1uF

C2

0.1uF

SJ3

GS

2

SJ2

GS

2

SJ1

GS

2

GN

D

VS0

VS1

VS2

M2

M1

M0

GN

D

SJ4

GS

2

SJ5

GS

2

SJ6

GS

2

1 23 45 67 89 1011 1213 14

P3

JTAG

TMSTCKTDOTDI

GND

SW[1..6]

LED[1..8]

AUDIO_LAUDIO_R

VCCAUX

VCCINIT

VCCIO

VCCINIT

VCCIO

VCCAUX

DAT1

DAT2

DAT3

DONE

SCK

SOINITB

SI

MCLK

CS

PROGB

0

1

2

3

TMS1

TDI2

IO_L02P_3 3

IO_L01P_3 4IO_L02N_3 5

IO_L01N_3 6

IO_L03P_3 7

IO_L03N_3 8

GN

D9

IO_L04P_3 10

IO_L07N_3/LHCLK5 20

IO_L11N_3 30

VC

CO

240

IO_L07P_2/D5 50

IO_L10N_2/GCLK3 60

IO_L14P_2/D1 70

IP_1/VREF_180

IO_L06P_1/RHCLK490

IO_L04N_3/VREF_3 11

IO_L08N_3/LHCLK7 21

IO_L12P_3 31

IO_L02N_2/CSO_B 41

IO_L07N_2/D4 51

VC

CO

261

IO_L13N_2/D0/DIN/MISO 71

GN

D81

IO_L07P_1/IRDY1/RHCLK691

IO_L05P_3/LHCLK0 12

VC

CIN

T22

IO_L12N_3 32

IO_L03P_2/RDWR_B 42

VC

CIN

T52

IO_2/MOSI/CSI_B 62

IO_L14N_2/CCLK 72

IO_L03P_182

IO_L06N_1/RHCLK592

IO_L05N_3/LHCLK1 13

VC

CO

323

IN_L13P_3 33

IO_L04P_2/VS2 43

IP_2/VREF_2 53

IO_L11P_2/AWAKE 63

DONE73

IO_L04P_1/RHCLK083

IO_L07N_1/RHCLK793

VC

CO

314

IO_L09P_3 24

GN

D34

IO_L03N_2/VS1 44

IO_L08P_2/GCLK14 54

IO_L11N_2/DOUT 64

SUSPEND74

IO_L03N_184

VC

CIN

T94

IO_L06P_3/LHCLK2 15

IO_L09N_3 25

IN_L13N_3/VREF_3 35

IO_L04N_2/VS0 45

IO_L08N_2/GCLK15 55

GN

D65

IO_L02P_1/LDC175

IO_L04N_1/RHCLK185

VC

CO

195

IO_L06N_3/IRDY2/LHCLK3 16

GN

D26

VC

CA

UX

36

IO_L05P_2 46

GN

D56

VC

CA

UX

66

IO_L01P_1/HDC76

VC

CO

186

IO_L08P_196

GN

D17

IO_L10P_3 27

IO_L01P_2/M1 37

IO_L06P_2 47

IO_L09P_2/GCLK0 57

IO_L12P_2/INIT_B 67

IO_L02N_1/LDC077

IO_L05P_1/RHCLK287

IP_1/VREF_197

IO_L07P_3/LHCLK4 18

IO_L11P_3 28

IO_L01N_2/M0 38

IO_L05N_2/D7 48

IO_L10P_2/GCLK2 58

IO_L12N_2/D3 68

IO_L01N_1/LDC278

IO_L05N_1/TRDY1/RHCLK388

IO_L08N_198

IO_L08P_3/TRDY2/LHCLK6 19

IO_L10N_3 29

IO_L02P_2/M2 39

IO_L06N_2/D6 49

IO_L09N_2/GCLK1 59

IO_L13P_2/D2 69

IO_179

GN

D89

IO_L09P_199

GN

D10

0

IO_L01P_0110

IO_L05P_0120

IO_L09P_0/GCLK10130

IP_0140

IO_L09N_1101

IO_L01N_0111

IO_L05N_0121

IO_L08N_0/GCLK9131

IO_L12P_0/VREF_0141

IO_L10P_1102

IO_L02P_0/VREF_0112

VC

CIN

T12

2

IO_L09N_0/GCLK11132

IO_0142

IO_L11P_1103

IO_L02N_0113

IP_0/VREF_0123

VC

CA

UX

133

IO_L12N_0/PUDC_B143

IO_L10N_1104

IO_L04P_0114

IO_L06P_0/GCLK4124

IO_L10P_0134

PROG_B144

IO_L11N_1105

IO_L03P_0115

IO_L07P_0/GCLK6125

IO_L10N_0135

GN

D10

6

IO_L04N_0116

IO_L06N_0/GCLK5126

VC

CO

013

6

TDO107

IO_L03N_0117

IO_L07N_0/GCLK7127

GN

D13

7

VC

CA

UX

108

GN

D11

8

GN

D12

8

IO_L11P_0138

TCK109

VC

CO

011

9

IO_L08P_0/GCLK8129

IO_L11N_0139

U1

XC3S50AN/TQG144

VCCINITVCCAUXVCCIO

GND

DP5

DP6

DP7

DP8SW5

SW6

1 23 45 67 89 1011 12

P1

1 23 45 67 89 1011 12

P6

1 23 45 67 89 1011 12

P2

GNDGND

GNDGND

GNDGND

GND GND

GPIO0

GPIO1

GPIO2

GPIO3

GPIO4

GPIO5

GPIO6

GPIO7

GPIO8

GPIO9

GPIO10

GPIO11

GPIO12

GPIO13

GPIO14

GPIO15

GPIO16

GPIO17

GPIO18

GPIO19

GPIO20

GPIO21

GPIO22

GPIO23

GPIO0 GPIO1

GPIO2 GPIO3

GPIO4 GPIO5

GPIO6 GPIO7

GPIO8 GPIO9

GPIO10 GPIO11

GPIO12 GPIO13

GPIO14 GPIO15

GPIO16 GPIO17

GPIO18 GPIO19

GPIO20 GPIO21

GPIO22 GPIO23

1 23 45 67 89 1011 12

P4

GPIO24

GPIO25

GPIO26

GPIO27

GPIO28

GPIO29

GPIO30

GPIO31

IP8

SUSPEND

SUSPENDGS1

GND

EXPANSION CONNECTORS

1 23 45 67 89 10

P5

GPIO31

GPIO29

GPIO30

GPIO28

GPIO27GPIO26

GPIO25GPIO24

C29

0.1uF

C30

0.1uF

VCCAUX

C31

0.1uF

R35

4.7K

1 2D9

LED

R36

4.7K

R341.5K

PROGB

VCCAUX

INITB

DONE

GND

G2

G1G0

B1B0

R2

R1

R0

DAT0

CMDCLK

B[0..1]

R[0..2]

Vsync

Hsync

7Seg_3en

7Seg_2en7Seg_1en

7Seg_7

7Seg_67Seg_5

7Seg_4

7Seg_37Seg_2

7Seg_17Seg_0

7Seg_[0...7]

IP6

IP7

IP5

IP4

IP2

IP1

IP1 IP2

IP3 IP4

IP5 IP6

IP7 IP8

IP3

G[0..2]

DP[1..8]

SW[1..6]

GND

MCLK

SPARTAN -XC3S50A

VCCAUX VCCAUX

VCCAUX VCCAUX

VCCAUX

VCCAUX VCCAUX

VCCAUX

VCCAUX

VCCAUX

1

1

2

2

3

3

4

4

5

5

A A

B B

C C




File: PIC.schSheet: /PIC/


AN0AN1AN2GND

12M

HZ

INITB

SPI FLASH

MC

LK

C18

0.1uF

SO

CS

SCK

SI

R5

10k

FWUP

PIC

IC

SP

D-D+

GNDVCCAUX

MCLR123456

P9

GND

AN0AN1AN2

1234

P8

AN0

AN2AN1

PB

SI

DONEPROGB

VCCAUX

R1

10K

VCCAUX

R4

10K

R3

10K

SOCS

SCK

GND

MCLR

VCCAUX

VCCAUX

R2

10K

C16

0.1uF

C17

0.1uF

MCLR

D-

D+C

15

22P

F

C14 22

PF

Q1

CR

YS

TA

L

VDD1

RA5/OSC1/CLKI2RA4/AN3/OSC2/CLKO3RA3/MCLR/VPP4

RC5/CCP1/P1A/T0CKI 5

RC4/P1B/C12OUT/SRQ 6

RC3/AN7/P1C/C12IN3/PGM 7

RC6/AN8/T13CKI/T1OSC1 8RC7/AN9/SDO/T1OSC0 9

RB7/TX/CK 10

VS

S20

RB6/SCK/SCL 11

RB5/AN11/RX/DT 12

RB4/AN10/SDI/SDA 13

RC2/AN6/P1D/C12IN2/CVREF/INT2 14

RC1/AN5/C12IN1-/INT1/VREF- 15

RC0/AN4/C12IN+/INT0/VREF+ 16

VUSB17

D-/PGC18D+/PGD19

IC1

PIC18F14K50

VCCAUX

1

2P10

PROGBDONE

INITB

VCCAUX

VUSB

Vbu

s1

D- 2D+ 3

GN

D 4S

hiel

d_1

5S

hiel

d_2

6

X1

USB

VUSB

SCK

CS

SO

SI

MCLK

S1

Q2

W3

VSS4 D 5C 6

HOLD 7VCC 8

U3

M25P16

GND

R38

10k

PWR_FLAG

R39

10k

NO

T P

OP

ULA

TE

D

NO

T P

OP

ULA

TE

D

NO

T P

OP

ULA

TE

D

PIC18F14K50

US

B

1

1

2

2

3

3

4

4

5

5

A A

B B

C C




File: Power Supply.schSheet: /Power Supply/


+X1

1-2

US

B P

WR

2-3

EX

T P

WR

C25

0.1uF

3.3V

3.3V

1.25V

R10220E

C21

0.1uF

C24

0.1uF

C23

0.1uF

C20

0.1uF

R6330E

R9220E

VCCINIT

VCCIO

VCCAUX5V

5V

5VG

ND

GND

5V-EXT

5V-EXT

VUSB5V

12

3

SJ7

GS3

AD

J1

OUT 2IN3 IC4LM317

R710E

AD

J1

OUT 2IN3 IC3LM317

C19

47uF

C22

0.1uF

R11220E

AD

J1

OUT 2IN3 IC5LM317

R8330E

1

2P11

-

VCCAUX

VCCIO

VCCINIT

VUSB

1 2D10

POWER

R371.5K5V GND

EX

TE

RN

AL

PO

WE

R

V-SELECT

1

1

2

2

3

3

4

4

5

5

6

6

7

7

A A

B B

C C

D D

E E




File: Expansion Modules.schSheet: /Expansion Modules/


e1d2

C.A. 3

c4

DP 5

b6a7 C.A. 8

f9

g10

AFF2

7SEGMENTS

e1d2

C.A. 3

c4

DP 5

b6a7 C.A. 8

f9

g10

AFF3

7SEGMENTS

e1d2

C.A. 3

c4

DP 5

b6a7 C.A. 8

f9

g10

AFF1

7SEGMENTS

7Seg_[0...7]7Seg_0

7Seg_1

7Seg_2

7Seg_3

7Seg_4

7Seg_5

7Seg_6

7Seg_7

7Seg_1en

7Seg_2en

7Seg_3en

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

J1

DB15Red

Green

Blue

Hsync

VsyncGND

R172K

R181K

R19510R

R142K

R151K

R16510R

R121K

R13510R

R20200R

R21200R

Vsync

Hsync

B[0...1]

G[0...2]

R[0...2]

VGA Connector

B0

B1

G0

G1

G2

R0

R1

R2

R31 1K

R33 1K

R32 1K

1 2

3 4

5 6

7 8

R28

330R

1 2

3 4

5 6

7 8

R27

330R

GND

GND

GND

R22100K

R23100K

R24100K

R25100K

R26100K

CLK

CMD

DAT3

DAT2

DAT0

DAT1C26

10uF

DAT21

DAT32

CMD3

VCC4

CLK5

GND6

DAT07

DAT18

SHIELD9

SHIELD10

SHIELD11

SHIELD12

U2

MICRO_SD_N

DIP SWITCH

DP4DP3DP2DP1

SW3

SW2

SW1

SW4 SW4

SW3

SW2

SW1

1 2 D5

1 2 D6

1 2 D7

1 2 D8

1 2 D4

1 2 D3

1 2 D2

1 2 D1

1 2

3 4

5 6

7 8

RN

2

2K2

1 2

3 4

5 6

7 8

RN

1

2K2

GND

GNDLED8

LED1

LED2

LED3

LED4

LED5

LED6

LED7

LED[1..8]

SW[1..6]1

234

GND5

CON1

AUDIO_JACKC28

0.1uF

C27

0.1uF

R293.3K

R303.3K

AUDIO_L

AUDIO_R

GND

DP[1..8]

VCCAUX

SW6

SW5

DP8DP7DP6DP5

SW5

SW6GND

PUSH BUTTON SWITCHAUDIO

SEVEN SEGMENT DISPLAY

MICROSD

12345678 9

10111213141516

P7

ON

OF

F

B1

E 2C 3

Q3

PNP

B1

E 2C 3

Q4

PNP

B1

E 2C 3

Q2

PNP

VCCAUX

VCCAUX

VCCAUX

VCCAUX

Rev 9productdata.numato.com/assets/downloads/fpga/elbertv2/...The VGA interface provides this board...

Documents

Transcript of Rev 9productdata.numato.com/assets/downloads/fpga/elbertv2/...The VGA interface provides this board...