REGISTER TRANSFER METHODOLOGY
13
Islamic University – Gaza Engineering Faculty Department of Computer Engineering ECOM 4011: VHDL Discussion CH# 11 REGISTER TRANSFER METHODOLOGY Eng. Ahmed K. Aldali January,2015
Transcript of REGISTER TRANSFER METHODOLOGY
![Page 1: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/1.jpg)
Islamic University – Gaza Engineering Faculty
Department of Computer Engineering
ECOM 4011: VHDL Discussion
CH# 11
REGISTER TRANSFER
METHODOLOGY
Eng. Ahmed K. Aldali January,2015
![Page 2: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/2.jpg)
![Page 3: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/3.jpg)
Problem 11.5
pseudo algorithm
![Page 4: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/4.jpg)
ASMD chart
![Page 5: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/5.jpg)
Conceptual diagram:
![Page 6: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/6.jpg)
Question 5 .. Part d
VHDL Code
![Page 7: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/7.jpg)
![Page 8: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/8.jpg)
![Page 9: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/9.jpg)
Simulation
Analysis
The results were as expected; 4/2 = 2.0
TestBench
![Page 10: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/10.jpg)
Question 5 .. Part e
VHDL code
![Page 11: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/11.jpg)
![Page 12: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/12.jpg)
![Page 13: REGISTER TRANSFER METHODOLOGY](https://reader035.fdocuments.in/reader035/viewer/2022062520/62b39dccba06fc31a47aa9b2/html5/thumbnails/13.jpg)
Simulation
Analysis
The results were as expected; 10/3 = 3.33
Remander = 0.333 * 3 = 1
TestBench