PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14...

19
PLLs and Coded Telemetry Systems Objectives today: Phase Locked Loops The basic loop Transfer function Example Coded Telemetry Systems u ,x, y, ũ Error vector e Block-coded systems Tree-coded systems Viterbi tree example

Transcript of PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14...

Page 1: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

PLLs and Coded Telemetry Systems

Objectives today:

Phase Locked Loops

The basic loop

Transfer function

Example

Coded Telemetry Systems

u ,x, y, ũ

Error vector e

Block-coded systems

Tree-coded systems

Viterbi tree example

Page 2: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Getting A Phase Reference

Page 3: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops (Chapter 3 Quickly)

Page 4: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops

Page 5: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops

Page 6: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops

Page 7: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops

Page 8: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Phase-Locked Loops

Page 9: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Two-Way Telemetry Link

Page 10: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Two-Way Telemetry Link

Page 11: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Coded Telemetry Systems

Page 12: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Coded Telemetry Systems

Page 13: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Coded Telemetry Systems

Page 14: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Block-Coded Systems

Page 15: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Tree-Coded Systems

Page 16: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Tree-Coded Systems

Page 17: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Viterbi Tree

Page 18: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Viterbi Tree Example

Page 19: PLLs and Coded Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 14 ECE5950.pdf · 2017-06-14 · From (3.2-8), in the absence of noise, we have where

Viterbi Tree Example


Manual Placement of CMU PLLs and ATX PLLs in Stratix IV GX … · 2020-04-25 · Check the placement of the CMU PLL and if needed, manually place the transmitter PLL in the middle

Manual Placement of CMU PLLs and ATX PLLs in Stratix IV GX … · 2020-04-25 · Check the placement of the CMU PLL and if needed, manually place the transmitter PLL in the middle

LECTURE 170 – APPLICATIONS OF PLLS AND FREQUENCY …users.ece.gatech.edu/pallen/Academic/ECE_6440/Summer_2003/L170... · ... APPLICATIONS OF PLLS AND FREQUENCY DIVIDERS (PRESCALERS)

LECTURE 170 – APPLICATIONS OF PLLS AND FREQUENCY …users.ece.gatech.edu/pallen/Academic/ECE_6440/Summer_2003/L170... · ... APPLICATIONS OF PLLS AND FREQUENCY DIVIDERS (PRESCALERS)

Manual Placement of CMU PLLs and ATX PLLs in Stratix IV … · for the manual placement of CMU PLLs. ATX PLL Placement Requirement ... Example Scenario of Transmitter PLL Placement

Manual Placement of CMU PLLs and ATX PLLs in Stratix IV … · for the manual placement of CMU PLLs. ATX PLL Placement Requirement ... Example Scenario of Transmitter PLL Placement

Tutorial on PLLs: Part 1 - mtlinmtlin.org/article/CommsDesign_Tutorial_on_PLLs.pdf · Tutorial on PLLs: Part 1 3／14 2006/7/9 下午 10:56 Figure 1: Diagram of a simple charge-pump

Tutorial on PLLs: Part 1 - mtlinmtlin.org/article/CommsDesign_Tutorial_on_PLLs.pdf · Tutorial on PLLs: Part 1 3／14 2006/7/9 下午 10:56 Figure 1: Diagram of a simple charge-pump

Clock Networks and PLLs in Arria 10 Devices - Altera · PDF fileClock Networks and PLLs in Arria 10 Devices 4 ... CYCLONE, ENPIRION, MAX ... 2014.08.18 Hierarchical Clock Networks

Clock Networks and PLLs in Arria 10 Devices - Altera · PDF fileClock Networks and PLLs in Arria 10 Devices 4 ... CYCLONE, ENPIRION, MAX ... 2014.08.18 Hierarchical Clock Networks

i.MX Hardware Design Guide and Board Bring Up - NXP · 2020. 9. 11. · • MIPI, HDMI, SATA, PCIE, LVDS, USB, PLLs Power to misc Peripherals (NVCC_PLL_OUT) • USD, PLLs, 24 MHz

i.MX Hardware Design Guide and Board Bring Up - NXP · 2020. 9. 11. · • MIPI, HDMI, SATA, PCIE, LVDS, USB, PLLs Power to misc Peripherals (NVCC_PLL_OUT) • USD, PLLs, 24 MHz

Charged pump plls

Charged pump plls

Gardner Ieee Charge Pump Plls

Gardner Ieee Charge Pump Plls

Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline Clock System Architecture Phase-Locked Loops Delay-Locked.

Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline Clock System Architecture Phase-Locked Loops Delay-Locked.

NXP Semiconductors Data Sheet: Technical Data support · 2018-01-11 · – Phase Locked Loops (PLLs) – Low Jitter Digital PLLs • System debug, protection, and power management

NXP Semiconductors Data Sheet: Technical Data support · 2018-01-11 · – Phase Locked Loops (PLLs) – Low Jitter Digital PLLs • System debug, protection, and power management

E&M Fundamentals Reviewhomepages.wmich.edu/~johnson/ece5950/PDF/May 12 ECE5950.pdfApplied Electromagnetics: Wentworth 11/26/07, (a) = — (b) 1-1+ H a + joc where ap IS In the direction

E&M Fundamentals Reviewhomepages.wmich.edu/~johnson/ece5950/PDF/May 12 ECE5950.pdfApplied Electromagnetics: Wentworth 11/26/07, (a) = — (b) 1-1+ H a + joc where ap IS In the direction

Clock Generator with Dual PLLs, Spread Spectrum, and ... · Clock Generator with Dual PLLs, Spread Spectrum, and Margining Data Sheet AD9577 Rev. A Document Feedback Information furnished

Clock Generator with Dual PLLs, Spread Spectrum, and ... · Clock Generator with Dual PLLs, Spread Spectrum, and Margining Data Sheet AD9577 Rev. A Document Feedback Information furnished

Lecture 22: PLLs and DLLs

Lecture 22: PLLs and DLLs

Deep Space Telecom - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/May 8 ECE5950.pdfI in the Deep-space Telecom System Design (TSD) document. View Narrated DyKnow Presentations

Deep Space Telecom - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/May 8 ECE5950.pdfI in the Deep-space Telecom System Design (TSD) document. View Narrated DyKnow Presentations

Chapter 5: Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 9 ECE5950.pdfS+e.pS A modulated carrier, both PCM/PSK/PM and represented mathematically

Chapter 5: Telemetry Systems - Homepages at WMUhomepages.wmich.edu/~johnson/ece5950/PDF/Jun 9 ECE5950.pdfS+e.pS A modulated carrier, both PCM/PSK/PM and represented mathematically

AN 251: Using PLLs in Cyclone Devices - Extra Materialsextras.springer.com/2001/978-0-306-47635-8/an/an251.pdfAltera Corporation 3 AN 251: Using PLLs in Cyclone Devices The voltage

AN 251: Using PLLs in Cyclone Devices - Extra Materialsextras.springer.com/2001/978-0-306-47635-8/an/an251.pdfAltera Corporation 3 AN 251: Using PLLs in Cyclone Devices The voltage

Introduction to PLLs - Electrical engineeringbrweb/teaching/215C_W2013/PLLs.pdf · Introduction to PLLs Behzad Razavi Electrical Engineering Department ... [Wakayama, US Patent 7,057,465

Introduction to PLLs - Electrical engineeringbrweb/teaching/215C_W2013/PLLs.pdf · Introduction to PLLs Behzad Razavi Electrical Engineering Department ... [Wakayama, US Patent 7,057,465

LECTURE 170 – APPLICATIONS OF PLLS AND FREQUENCY DIVIDERS (PRESCALERS)pallen.ece.gatech.edu/Academic/ECE_6440/Summer_2003/L170-FreqS… · ... APPLICATIONS OF PLLS AND FREQUENCY

LECTURE 170 – APPLICATIONS OF PLLS AND FREQUENCY DIVIDERS (PRESCALERS)pallen.ece.gatech.edu/Academic/ECE_6440/Summer_2003/L170-FreqS… · ... APPLICATIONS OF PLLS AND FREQUENCY

Fundamentals of Clocks and Frequency Synthesis fileFive types of clocking chips Analog PLLs Uses an analog multiplier as the phase detector Not in Wide Use Digital PLLs Use a digital

Fundamentals of Clocks and Frequency Synthesis fileFive types of clocking chips Analog PLLs Uses an analog multiplier as the phase detector Not in Wide Use Digital PLLs Use a digital

Clock Networks and PLLs - Altera · Clock Networks and PLLs in Arria 10 Devices 4 2013.12.02 A10-CLKPLL Subscribe Send Feedback Thischapterdescribestheadvancedfeaturesofhierarchicalclocknetworksandphase

Clock Networks and PLLs - Altera · Clock Networks and PLLs in Arria 10 Devices 4 2013.12.02 A10-CLKPLL Subscribe Send Feedback Thischapterdescribestheadvancedfeaturesofhierarchicalclocknetworksandphase