PCB Layout - University of...
Transcript of PCB Layout - University of...
![Page 1: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/1.jpg)
2/27/2014
1
PCB Layout
ECE 482 Lecture 10
February 28, 2014
Announcements
• Prelab 4 due Friday
– Decide on System Improvements
• Next week:
– Demo closed‐loop Voltage Regulation
– Begin PCB Layout ASAP. Designs due Wed. Mar 21st.
![Page 2: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/2.jpg)
2/27/2014
2
Lab 4: PCB Layout
6‐step Trapezoidal Motor Control
![Page 3: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/3.jpg)
2/27/2014
3
Circuit Connections
![Page 4: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/4.jpg)
2/27/2014
4
Basic PCB Layout Concepts
• Trace Resistances
• Kelvin Sensing
• Loop Inductances / Decoupling
• Ground Plane / Return Currents
• Partitioning
Trace Resistance
![Page 5: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/5.jpg)
2/27/2014
5
Trace Sizing Rough Guidelines
Kelvin Sensing
![Page 6: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/6.jpg)
2/27/2014
6
Trace Capacitance
High Impedance Nodes and Capacitive Coupling
![Page 7: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/7.jpg)
2/27/2014
7
Capacitive Shielding
Trace Inductance
![Page 8: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/8.jpg)
2/27/2014
8
Loop Inductances
Loop Inductance: Experiment
![Page 9: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/9.jpg)
2/27/2014
9
Loop Inductance: Experiment
Loop Inductance: Experiment
![Page 10: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/10.jpg)
2/27/2014
10
![Page 11: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/11.jpg)
2/27/2014
11
Op‐amp Pulsed Decoupling
![Page 12: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/12.jpg)
2/27/2014
12
Star‐Grounding Vs. Daisy Chain
Gate Drive Signal Routing
![Page 13: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/13.jpg)
2/27/2014
13
Buck Example Bridge Layout
Example Bridge Layout
#2
![Page 14: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/14.jpg)
2/27/2014
14
Example Layout Experimental Results
Example Layout #1
Example Layout #2
Gate Drive Resistors
• Inclusion of gate drive resistors slows switching transitions and thus reduces high frequency content in signals
![Page 15: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/15.jpg)
2/27/2014
15
Decoupling Capacitance
Decoupling
![Page 16: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/16.jpg)
2/27/2014
16
Capacitor Packaging
Ground Plane
• Benefits:
– Common reference voltage
– Shielding
– Heat dissipation
– Reduced inductance (increased capacitance)
• Resist urge to cut ground plane as much as possible; consider paths of return currents when cuts are unavoidable
![Page 17: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/17.jpg)
2/27/2014
17
Ground Currents
Acceptable Cuts in Ground Plane
• Cuts that are necessary should be kept short and out of the path of any significant (high frequency) return paths
• Cuts can be used effectively for isolation, and to reduce noise coupled between digital/analog/power circuitry
• Reducing parasitic capacitance in sensitive signal locations (i.e. op‐amp circuitry)
![Page 18: PCB Layout - University of Tennesseeweb.eecs.utk.edu/~dcostine/ECE482/Spring2014/lectures/L10_slides.… · 2/27/2014 1 PCB Layout ECE 482 Lecture 10 February 28, 2014 Announcements](https://reader036.fdocuments.in/reader036/viewer/2022071608/614672d27599b83a5f003a7b/html5/thumbnails/18.jpg)
2/27/2014
18
Partitioning
Effective Ground Plane Cuts