Optical Analysis of Integrated Circuits

36
Optical Analysis of Integrated Circuits Presented by: Mir Tanjidur Rahman Dr. Navid Asadi Physical Inspection and AttacKs on ElectronicS (PHIKS)

Transcript of Optical Analysis of Integrated Circuits

Page 1: Optical Analysis of Integrated Circuits

Optical Analysis of Integrated Circuits

Presented by: Mir Tanjidur Rahman

Dr. Navid Asadi

Physical Inspection and AttacKs on ElectronicS (PHIKS)

Page 2: Optical Analysis of Integrated Circuits

All Rights Reserved

Optical Attacks/Inspection

Optical

Inspection/Analysis

Photon Emission

Analysis

Electro-optical

Analysis

Laser

Stimulation

Electro-optical Frequency Mapping

(EOFM) / Laser -Voltage Imaging

(LVI)

Electro-optical Probing(EOP) /

Laser Voltage Probing(LVP)

Photoelectric Laser

Stimulation (λ<1.1µm)

Thermal Laser

Stimulation (λ>1.1µm)

Optical Beam

Induced Resistivity

Change (OBIRCH)

Thermally Induce

Voltage Alteration

(TIVA)

Resistive

Interconnect

Localization (RIL)

Soft Defect

Localization

(SDL)

Seebeck Effect

Imaging (SEI)

Picosecond Circuit

Analysis (PICA)

Laser Fault

Injection

➢ Silicon is transparent to near infrared

photons

Page 3: Optical Analysis of Integrated Circuits

All Rights Reserved

Semi-Invasive Optical Analysis

• Access to the surface of the chip without

creating contacts with internal wires

• Optical interactions with transistors using

known Failure Analysis (FA) tools

• Normally does not damage the system

• May or may not leave tamper evidence

3

Page 4: Optical Analysis of Integrated Circuits

All Rights Reserved

IC Backside vs. IC Frontside

Backside: Active devices are directly accessible

4

Frontside: Multiple interconnect layers obstruct the optical

path to transistor devices

Page 5: Optical Analysis of Integrated Circuits

All Rights Reserved

Sample Preparation Step

5

optical inspection method and packaging style

define sample prep steps

Non-flip Chip→ accessible after depackaging and

die backside polishing

Depacakging

- Acid etching

- Polishing

Die Backside

Thinning*

@ electronicsforu

Non-flip chip

Flip Chip on

PCB

Remove Heat

Sink

- Hotplate

- knief

Die Backside

Thinning*

- Selective

polishing

@ PAINE 2019

Flip Chip→ bare die allows direct

optical inspection of SoC implementatio

n* Depends on microscope, lens capability and attack approach

Chip backside

exposing

Polishing up

to 10-30 um

thickness

Backside coating

(optional)

Page 6: Optical Analysis of Integrated Circuits

All Rights Reserved

Sample Preparation Challenges

6

Smoothness of surface defines the quality of the imaging

Polishing aftermath: Surface roughness

Polishing aftermath: Residue on surface

Plasma etch: Chip mostly dead/ impossible for

chip connected to board

Page 7: Optical Analysis of Integrated Circuits

All Rights Reserved

Optical Backside Analysis

• Photon Emission

• Laser Stimulation/Fault

Injection

• Optical Contactless Probing

7

Page 8: Optical Analysis of Integrated Circuits

All Rights Reserved

Equipement Examples

8

HAMAMATSU PHEMOS SEMICAPS LTP 3000

Page 9: Optical Analysis of Integrated Circuits

All Rights Reserved

Optical ResolutionAnd

Laser Spot Size

9

Page 10: Optical Analysis of Integrated Circuits

All Rights Reserved

Absorption depth of silicon at 300K

Near Infra Red (λ≈1μm+) ideal for backside access

R ≈ λ / (2 NA), NA: Numerical

Aperture (in air < 1)

With λ≈1μm, R is at best around

500nm

10

Source: Boit, C., et al. "From IC debug to hardware security risk: The

power of backside access and optical interaction." Physical and Failure

Analysis of Integrated Circuits (IPFA), 2016 IEEE 23rd International

Symposium on the. IEEE, 2016.

Page 11: Optical Analysis of Integrated Circuits

All Rights Reserved

LASER SPOT SIZE

11

• For any confocal microscope, spot

diameter, D = 1.22λ / NA

• Follows Gaussian distribution

• Spot size is defined at full width at

half maximum of intensity

• Defines the sharpness of the edges,

effect of laser stimulation on

neighbor cells

Page 12: Optical Analysis of Integrated Circuits

All Rights Reserved

Solid Immersion Lens (SIL)

• A Introducing immersion, namely a spherical solid immersion lens

(SIL) on back surface. Optical Resolution, R ≈ λ / (2n NA)

• NA is increased by the index of refraction nSIL. For silicon and λ = 1

μm, n is 3.5, resulting in a maximum R of around 150 nm.

12

Page 13: Optical Analysis of Integrated Circuits

All Rights Reserved

What is the required Resolution?

13

Page 14: Optical Analysis of Integrated Circuits

All Rights Reserved

What is the required Resolution?

14

Page 15: Optical Analysis of Integrated Circuits

All Rights Reserved

What is the required Resolution in FinFET age?

15

Page 16: Optical Analysis of Integrated Circuits

All Rights Reserved

Pitch vs. Node Technology

• The only solution is the reduction of λ, R ≈ λ / (2 NA)

• Lasers ~ 650nm available

• But the silicon has to be polished to 10 μm to be transparent for visible light

• Currently not available on many optical equipment

16

Source: Boit, C., et al. "From IC debug to hardware security risk: The

power of backside access and optical interaction." Physical and Failure

Analysis of Integrated Circuits (IPFA), 2016 IEEE 23rd International

Symposium on the. IEEE, 2016.

Page 17: Optical Analysis of Integrated Circuits

All Rights Reserved

Pitch vs. Node Technology: Comparison for SIL

17

Page 18: Optical Analysis of Integrated Circuits

All Rights Reserved

Optical Inspection/Attack

18

Page 19: Optical Analysis of Integrated Circuits

All Rights Reserved

Optical Attacks/Inspection Taxonomy

Optical

Inspection/Analysis

Photon Emission

Analysis

Electro-optical

Analysis

Laser

Stimulation

Electro-optical Frequency Mapping

(EOFM) / Laser -Voltage Imaging

(LVI)

Electro-optical Probing(EOP) /

Laser Voltage Probing(LVP)

Photoelectric Laser

Stimulation (λ<1.1µm)

Thermal Laser

Stimulation (λ>1.1µm)

Optical Beam

Induced Resistivity

Change (OBIRCH)

Thermally Induce

Voltage Alteration

(TIVA)

Resistive

Interconnect

Localization (RIL)

Soft Defect

Localization

(SDL)

Seebeck Effect

Imaging (SEI)

Picosecond Circuit

Analysis (PICA)

Laser Fault

Injection

➢ The taxonomy is defined by the active and

passive inspection method.

Page 20: Optical Analysis of Integrated Circuits

All Rights Reserved

Photon Emission Analysis

20

Page 21: Optical Analysis of Integrated Circuits

Photon Emission Analysis (PEA)

➢ Photons with higher kinetic energy emits photons

➢ Photons from N-MOSFET >> photons from P-MOSFET

➢ 2-D mapping image of photons captured by InGaAs detector generated

Saturation

Saturation

n+ source

gate

metal oxide

gnd

p+ substrate

Vdd

Photon

n+ draine-Channel

Circuit level (Inverter)

activity in the chip

Device level (N-MOSFET)

activity in the SoCThe 2D image generation

Input Signal

Input Signal

Output Signal

0 0

0

1 1

1

Page 22: Optical Analysis of Integrated Circuits

All Rights Reserved

Mechanism of Photon Emission

22

Page 23: Optical Analysis of Integrated Circuits

Bremsstrahlung (Braking Radiation)

23

Gate DrainSource

Channel

n+n+e-e-e-e-

Page 24: Optical Analysis of Integrated Circuits

All Rights Reserved

A comparative Chart of Wavelength Sensitivity Ranges

24

• Due to ultra-miniaturization, semiconductor devices now have lower operating voltages

• The light intensity emitted from transistors becomes weak (E αV) and also cause light emissions to occur at longer wavelengths (E α 1/λ).

• To detect such weak light emissions, a detector with high sensitivity in the near-infrared range longer than 900 nm is required.

Page 25: Optical Analysis of Integrated Circuits

All Rights Reserved 25

Optical Contactless Probing

Page 26: Optical Analysis of Integrated Circuits

All Rights Reserved

Optical Contactless Probing

• Changes in the absorption coefficient and the refractive index of device in active area

by electrical field and current.

• Electro-Optical Probing (EOP) or Laser Voltage Probing (LVP): Optical beam intensity

altered by voltage/current —> probing of electrical signals on the node

• Electro-Optical Frequency Mapping (EOFM) or Laser Voltage Imaging (LVI): Feeding the

reflected signal to a detector with a narrow band frequency filter while scanning the laser—>

detecting node switching with this frequency

26

Page 27: Optical Analysis of Integrated Circuits

All Rights Reserved

Optical Contactless Probing

• Changes in the absorption coefficient and the refractive index of device in active area

by electrical field and free carrier density.

27

Page 28: Optical Analysis of Integrated Circuits

All Rights Reserved

Mechanism of EOP/EOFM Analysis

29

EOFM image

EOP waveform

Detector

Incoherent light source

Depletion layer

Oscilloscope

Spectrum analyzer

Perturbation of carrier density

Change of reflective index and light absorption

Variation of reflected lightstrength and phase

Oscillation of drain potential

Supply gate voltage pattern

Page 29: Optical Analysis of Integrated Circuits

All Rights Reserved

EOFM Image Acquiring and Application

30

Frequency (Hz)

Po

wer

(W

)

Time (sec)

Vo

ltag

e (V

)

Spectrum analysis

Run each elementwith specific frequencies

Display elements with f2 → EOFM image

f1 f2 f3

ex. Pick up f2 component

Adjust conditions to get the clearest EOFM image

Acquire waveform at the suspicious points in the EOFM image

ex. Delayed or dull waveform

Elements with specific frequency observation and EOP analysis

Page 30: Optical Analysis of Integrated Circuits

All Rights Reserved

Scan Flipflop Operation Check by EOFM/EOP

31

Clock BUF

5.0MHz Clock frequency

2.5MHz Data frequency

Scan FF

EOFM image EOP waveformExperiment setting

Clock signalf = 5.0MHz

Data transferf = 2.5MHz

Clock BUF

Scan FF

Sample:Scan chainin 90nm device

200nsecScan DATA

Scan CLK

Clock BUF

Confirming analysis site in EOFM image and acquiring EOP waveform

Page 31: Optical Analysis of Integrated Circuits

All Rights Reserved 32

Laser Stimulation /

Optical Beam Induced Resistance Change (OBIRCH)

Page 32: Optical Analysis of Integrated Circuits

All Rights Reserved

Laser Stimulation Analysis

➢ Laser with different wavelength induce photoelectric

or thermal effect in the chip

➢ Depending on the wavelength of laser optical attack

method changes

Page 33: Optical Analysis of Integrated Circuits

All Rights Reserved

Laser Fault Injection

34

➢ λ < 1.1 µm used for laser stimulation

➢ Used for changing the state of transistor in

the circuit

Page 34: Optical Analysis of Integrated Circuits

All Rights Reserved

Laser Fault Injection

35

➢ λ < 1.1 µm used for laser stimulation

➢ Used for changing the state of transistor in

the circuit

Page 35: Optical Analysis of Integrated Circuits

All Rights Reserved

Laser Change by Laser Irradiation

36

Withoutlaser irradiation

Laser heat makes R increase (TCR* is plus) and then

current decrease

ΔI ≈ – (ΔR/V) * I2

V = (R+ΔR )* (I – ΔI)

on metal

AV

I-ΔIR+ΔR

Laser

Heat

ΔI ≈ + (ΔR/V) * I2

Laser heat makes R decrease (TCR* is minus) and then

current increase

on semiconductor

V = (R –ΔR )* (I + ΔI)

AV

I+ΔIR-ΔR

Laser

Heat

Withlaser irradiation

A

V

IR

V = R * I

No change

*TCR = Temperature Coefficient of Resistance

VDD (+)

GND (-)

Chip

Laser

Current

AmplifierPC

+-

Power Supply

๏ The chip is scanned with a laser

beam with either thermal or

photoeletric interaction (TLS/PLS)

๏ The current changes in response

to the stimulation due to

resistance change and Seebeck

effect.

Page 36: Optical Analysis of Integrated Circuits

All Rights Reserved

Mechanism of OBIRCH Analysis

37