ONCHIP- CAC

11
EFFICIENT ON-CHIP CROSSTALK AVOIDANCE CODEC DESIGN

Transcript of ONCHIP- CAC

Page 1: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 1/11

EFFICIENT ON-CHIP CROSSTALKAVOIDANCE

CODEC DESIGN

Page 2: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 2/11

Interconnect Delay has become a limiting factor for circuit performance in DeepSub-micrometer designs.

The Cross talk in an On-chip bus highly dependent on the data patterns transmittedon the bus.

There are so many Crosstalk avoidance code have been proposed to boost the busspeed and to reduce the overall power consumption.

But among them FPF-CAC advantageous, due to its nonlinear nature.

FPF-CAC = FORBIDDEN PATTERN FREE CROSS TALK AVOIDANCE CODES

Page 3: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 3/11

The Cross talk Occurs due to

Radiation Effects,

Power Grid Fluctuations,

Interference between metal layers,..etc

Due to this cross talk, it leads to the cause of soft errors in side the chip.

So, that data flowing on the BUS will be corrupted.

Page 4: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 4/11

SIMPLIFIED ON-CHIP BUS MODEL WITH CROSS TALK

Page 5: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 5/11

CL Denotes the Load Capacitance,CI Denotes the Inter-wire coupling capacitance

The BUS Structure is Electrically Modeled using aDistributed Resistance- Capacitance (RC) network.

In Deep Submicron Tech, the C I >> CL

The Crosstalk is Dependent on the data transition patterns on the bus.

And These patterns can be classified based on the severity of the cross talk theyimpose on the bus.

Page 6: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 6/11

The Crosstalk avoidance codes (CAC) can be further classifiedinto two categories. They are,

(i ) Memory Based CAC codes,(ii ) Memory less CAC codes.

The Memory Based Tech. Requires a separate look table for storing the codebook in Encoding as well as Decoding process.* so, occupies more area, fixed bus size & design is simple

where as Memory Less Tech. Doesn t need any table. It performs instantEncoding/ Decoding process.

* Occupies Less Area, Complex Design & less Power.

so, Memory Less Technique is preferable when compared with Memory BasedTechnique.

Page 7: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 7/11

The Forbidden Patterns are Defined as 3-bit Patterns 101 and 010

A code is known as Forbidden Pattern Free (FPF) if there is no forbidden pattern in

any three consecutive bits.

i) 1101110 [ It is not Forbidden Pattern Free]

ii) 1100110 [ It is known as FPF]

The FPF patterns tabular form for 2, 3 & 4, 5-Bit data Bus s are shown below

Page 8: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 8/11

FPF- CAC BUS CODEC DESIGN BLOCK DIAGRAM

Page 9: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 9/11

ENCODING DIAGRAM {MEMORY LESS- CAC}:

INPUTS:A, B,C& D [4-BIT]

ENCODED OUTPUTS {FPF-CAC}:a, b, c, d, e& I [6-Bit]

Page 10: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 10/11

ADVANTAGES:

Crosstalk preventionScalable ConstructionSystematic (Unencoded wires)

DRAWBACKS:

Encoding/ Decoding Logic OverheadWire Overhead

Errors may Cause due to invalid transitions.

Page 11: ONCHIP- CAC

8/3/2019 ONCHIP- CAC

http://slidepdf.com/reader/full/onchip-cac 11/11

FUTURE WORK:

Generalize for more accurate fault models

Evaluate using realistic simulations

Generalize to include other constraint (e.g.. Power),..etc