Motor Control Application Kit KIT XMC750WATT AK V1

Microcontrol ler

Motor Control Appl icat ion Kit

Board User‘s Manual

Revision 2.0, 2016-12-13

KIT_XMC750WATT_AK_V1XMC 750 Watt Motor Control Application Kit3-Phase drives evaluation with galvanic isolation

Edition 2016-12-13

Published byInfineon Technologies AG81726 Munich, Germany

© 2016 Infineon Technologies AGAll Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions orcharacteristics. With respect to any examples or hints given herein, any typical values stated herein and/or anyinformation regarding the application of the device, Infineon Technologies hereby disclaims any and allwarranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectualproperty rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearestInfineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types inquestion, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express writtenapproval of Infineon Technologies, if a failure of such components can reasonably be expected to cause thefailure of that life-support device or system or to affect the safety or effectiveness of that device or system. Lifesupport devices or systems are intended to be implanted in the human body or to support and/or maintain andsustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or otherpersons may be endangered.

KIT_XMC750WATT_AK_V1XMC Motor Control Application Kit

Template: IFX_Template_2011-02-24.dot

Revision History

Page or Item Subjects (major changes since previous revision)

Revision 1.0,

2014-01-30

Initial release

Revision 2.0,2016-12-13

Change IC103 part number and C120 value

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, EconoPACK™, CoolMOS™, CoolSET™,CORECONTROL™, CROSSAVE™, DAVE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™,EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™,ModSTACK™, my-d™, NovalithIC™, OptiMOS™, ORIGA™, PRIMARION™, PrimePACK™, PrimeSTACK™,PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™,SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™,PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed byAUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum.COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium.HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FORSTANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc.MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc.MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVEOFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc.Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ ofSirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd.Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc.TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open CompanyLimited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas InstrumentsIncorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes ZetexLimited.

Last Trademarks Update 2011-02-24


Table of Contents

Board User's Manual 4 Revision 2.0, 2016-12-13

Table of Contents

1 Overview .............................................................................................................................................71.1 Key Features ........................................................................................................................................71.2 Block Diagram ......................................................................................................................................8

2 Hardware Description ........................................................................................................................92.1 Power Supply .....................................................................................................................................102.1.1 EMC Line Filter...................................................................................................................................102.1.2 PFC Circuitry ......................................................................................................................................112.1.3 PFC Control IC, Current Sense and Over Current Protection ...........................................................112.1.4 Control Power Supply (VCC_15V and VDD_5V)...............................................................................132.2 3 Phase Inverter .................................................................................................................................142.3 Drive Card Connector ........................................................................................................................172.4 Auxiliary Power Board Connector ......................................................................................................18

3 Production Data................................................................................................................................203.1 Schematics.........................................................................................................................................203.2 Component Placement.......................................................................................................................243.3 Board Dimensions and Mounting Hole Positions...............................................................................253.4 Winding Rules for Transformer TR101 ..............................................................................................263.5 Bill of Material (BOM) .........................................................................................................................27


List of Figures


List of FiguresFigure 1 Block Diagram of KIT_XMC750WATT_AK_V1....................................................................................8Figure 2 3 Phase Power Inverter 750W V1.2.....................................................................................................9Figure 3 EMC Line Filter...................................................................................................................................10Figure 4 Control Circuitry of Relay K101..........................................................................................................10Figure 5 PFC Circuitry ......................................................................................................................................11Figure 6 PFC Selector JP101...........................................................................................................................11Figure 7 PFC Control IC ICE3PCS02 ..............................................................................................................11Figure 8 PFC Current Sense and Over Current Protection..............................................................................12Figure 9 PFC Peak Current versus R313.........................................................................................................12Figure 10 Control Power Supply (VCC_15V and VDD_5V)...............................................................................13Figure 11 Restart of Control Power Supply via Testpads ..................................................................................13Figure 12 Power Inverter – IGBT .......................................................................................................................14Figure 13 Power Inverter – Gate Driver .............................................................................................................14Figure 14 Phase Current Sensing and Reference Voltage Buffer (e.g. Phase W) ............................................15Figure 15 DC-Link Current Sensing ...................................................................................................................15Figure 16 Inverter Timing Diagram.....................................................................................................................16Figure 17 Output Voltage (BEMF) Signal Dividers and Inverting Gate Driver Enable Circuitry.........................16Figure 18 Temperature Sensor Circuitry and Thermistor Parameter.................................................................17Figure 19 Drive Card Connector ........................................................................................................................17Figure 20 Auxiliary Power Board Connector ......................................................................................................18Figure 21 Analog Signal Selector .......................................................................................................................19Figure 22 Schematics: Title Page (V1.2 – 2016/50) ..........................................................................................20Figure 23 Line Filter, PFC, DC-Link 400V, Power Supply 15V/5V.....................................................................21Figure 24 Gate Driver, Power Bridge (IGBT), Phase Current Shunt Amplifier ..................................................22Figure 25 Single Shunt and PFC Amplifier, PFC Protection, Drive Card and Auxiliary Power Connector ........23Figure 26 Component Placement.......................................................................................................................24Figure 27 Board Dimensions and Mounting Hole Positions...............................................................................25Figure 28 Winding Rules for Transformer TR101 ..............................................................................................26


List of Figures


List of TablesTable 1 Maximum Ratings.................................................................................................................................9Table 2 Typical Inverter Timing Parameters ...................................................................................................16Table 3 Drive Card Connector ........................................................................................................................17Table 4 Auxiliary Power Board Connector ......................................................................................................19Table 5 BOM of KIT_XMC750WATT_AK_V1 Board ......................................................................................27


Overview


IntroductionThis document describes the features and hardware details of the “3 Phase Power Inverter 750W V1.2” which isdesigned to work with Infineon’s DriveCards. DriveCards are microcontroller boards with isolated debuginterface best suited for motor control applications. This power board together with two drive cards(KIT_XMC1300_DC_V1 and KIT_XMC4400_DC_V1) is included in the XMC Motor Control Application KitKIT_XMC750WATT_AK_V1.

1 OverviewThe motor control application kit KIT_XMC750WATT_AK_V1 is designed for use with 230V AC mains powersupply. The drive cards provide a galvanically isolated debug interface that allows safe software development.A PFC circuitry can be controlled by the on-board PFC IC or by the microcontroller at the drive card. The powerinverter bridge is built by 6 discrete IGBTs in DPAK package. Each leg provides a shunt resistor with amplifierfor phase current measurement. The DC-link also provides a shunt resistor with amplifier for reconstruction ofthe phase current with single shunt method. An additional low pass filter allows measuring the average DC-linkcurrent as well. The power supply for the control devices as well as the drive card is provided by a non isolatedflyback converter which provides 5V and 15V DC. The auxiliary power board connector allows adding aninverter card in order to use the board together with the XMC4400 drive card as dual inverter.The main use case for this board is to demonstrate the generic features of the XMC microcontroller devicesincluding tool chain. The focus is the operation under evaluation conditions. The board is neither cost nor sizeoptimized and does not serve as a reference design.Software examples as well as DAVE Apps are available for download at www.infineon.com/xmc-dev.

1.1 Key Features

The XMC Motor Control Appkication Kit (KIT_XMC750WATT_AK_V1) provides the following features:

• 3 Phase Power Inverter 750W V1.2 (schematic 2016/50, board 2013/45)− Power supply with line filter, NTC bypass relay and PFC circuitry − 3 phase bridge realized with discrete IGBTs (IKD10N60R) − Integrated gate driver with integrated boot strap diodes and protection features (6EDL04I06NT) − PFC control via control IC (ICE3PCS02), MCU or disabled − PFC overcurrent protection fully realized in hardware − On-board power supply for control components (15V and 5V) with flyback controller (ICE3RBR4765JG) − Voltage dividers for DC-link and inverter output voltage measurement (e.g. for motor back EMF detection) − Current sensing circuitry for

o PFCo DC-link current (single shunt measurement)o Low side inverter leg currents (emitter shunt measurement)

− Auxiliary power board connector for optional inverter card • Drive Card XMC1300

− XMC1302 (ARM®

Cortex™-M0-based) Microcontroller, 200 kByte on-chip Flash, TSSOP38− 1 set of combined hall sensor and encoder interfaces − Potentiometer − Isolated Debug Interface

• Drive Card XMC4400− XMC4400 (ARM

®Cortex™-M4-based) Microcontroller, 512 kByte on-chip Flash, LQFP100

− 2 sets of combined hall sensor and encoder interfaces − Multi feedback interface connectors for connection of resolver circuitry, UART, SPI, I2C, USB, etc − Potentiometer − Isolated Debug Interface

http://www.infineon.com/xmc-dev


Overview


1.2 Block Diagram

Figure 1 shows the functional block diagram of the KIT_XMC750WATT_AK_V1.

The drive cards have got the following building blocks:

• Power Board Connector• 1 or 2 sets of position interface connectors (HALL, ENCODER)• Encoder Enable signals via GPIOs• User LEDs connected to GPIOs• Variable resistor (POTI) connected to ADC• Isolated On-board Debugger via Debug USB connector (Micro-USB) with UART channel• Optional Infineon Debug interface connector for Drive Monitor USB Stick V2 (KIT_DRIVEMONI_USB_V2)

Note: Additional documentation is provided for the drive cards (Board User’s Manual Drive Card XMC1300 andXMC4400).

The power board has got the following building blocks:

• EMC line filter• PFC circuitry with over current protection, selectable with PFC IC control or MCU control• 3phase bridge with IGBTs driver IC and shunts (DC-link single shunt as well as three low side shunts)• Control IC power supply 15V/5V• Drive card connector• Auxiliary power board connector

Figure 1 Block Diagram of KIT_XMC750WATT_AK_V1

Attention: Almost all signals of the kit including connectors and testpoints are referenced to power GNDsupply domain. Hence they may carry hazzardous voltages.

Attention: Due to large capacitors, the DC-Link voltage may provide hazzardous voltages even when theboard is unplugged from power supply.

Attention: The heatsink and the power components including the PFC choke may get hot duringoperation.


Hardware Description


2 Hardware DescriptionThe following sections give a detailed description of the hardware and how it can be used.

Figure 2 3 Phase Power Inverter 750W V1.2

Table 1 Maximum Ratings

Function min max unit comment

AC Input voltage without PFC 85 250 V AC

AC input current - 3.15 A AC Limited by fuse F101

PFC input voltage 220 250 V AC

PFC input current - 3.5 A AC Protected by PFC IC

DC-link voltage 120 450 V DC

VCC_15V supply voltage 14 18 V

VDD_5V supply voltage 4.65 5.35 V

VDD_5V supply current - 200 mA

Inverter output continuous current -4.16 4.16 A

Inverter output peak current - 9 A Protected by gate driver IC




2.1 Power Supply

The the “3 Phase Power Inverter 750W V1.2” board is designed for use with 230V AC mains power supply. Thepower supply contains an EMC line filter with NTC bypass relay, an overcurrent protected PFC stage that canbe controlled either by a PFC control IC or by the microcontroller and a flyback converter for 15V and 5V powersupply.

2.1.1 EMC Line Filter

The input line filter design is shown in Figure 3. It is protected by a 3.15A fuse. The inrush current limiting NTCresistor R111 is by-passed by the relay K101 after a certain time. This reduces the power losses of the inverter.

Figure 3 EMC Line Filter

The relay K101 is controlled by the circuitry of Figure 4.

Figure 4 Control Circuitry of Relay K101

KBU1005_10A

680n_400V

680n_400V3

n3_400V

3n3_400V

0031.8221._5x20

MOUNT-PAD-ROUND3.2

WE

-7448258022

PE

S14K

275

B57364S409M

0R

05_2W

THT_MSTBA3

VSHUNT_PFC_N

VSHUNT_PFC_P

+-

AC2 AC1

B101

BRIDGE101

BRIDGE102

CX

101

CX

102

CY

101

CY

102

F101

H101

O0

O1

P1P0

S0

S1

K101

K1011 12

6 7

L102

R104

R111

R118

1X101-1

2X101-2

3X101-3

Power Supply

3.15A

must be 15V Relay

open

col.

out

10u

1N

41

48

GND

GNDA

GNDA

LM2903

AZ

762-1

C-1

2D

10k

47

k1

0k

10

R

5k6

10

k

200k

BC857C

VCC_15V

VDD_5V

VDD_5V

C118

D1

07

5

67

IC105B

12

K101

K101

R131

R1

32

R1

34

R1

35

R1

37

R1

41 R142

T101

Relay bridge




2.1.2 PFC Circuitry

The board provides a PFC circuitry which can be controlled by the on-board PFC control IC or by themicrocontroller at the drive card. The PFC circuitry is designed to be controlled in continuous conduction modefor a boost voltage up to 400V DC. The maximum peak current is 4.72A. For details please refer to Figure 5 andFigure 6.

Figure 5 PFC Circuitry

The PFC control type selection is done with jumper JP101. Closed position 3-4 enables PFC control by MCU,closed position 2-3 enables control by the PFC IC. All pins of JP101 open, disables the PFC IC.

PFC Control by MCU PFC Control by PFC IC

Figure 6 PFC Selector JP101

2.1.3 PFC Control IC, Current Sense and Over Current Protection

The PFC control IC (IC102) ICE3PCS02 is a wide input range (85VAC to 265VAC) controller IC for active CCM(continuous conduction mode) power factor correction. The integrated digital control voltage loop with aswitching frequency of 66kHz allows efficieny up to 95% at full load for the entire input voltage range. SeeFigure 7 for details.

Figure 7 PFC Control IC ICE3PCS02

The PFC stage can be also controlled by the microcontroller of the drive card. There is a current sense amplifierwith a gain of 12.4 available. As a result, the current sense signal from the 50mOhm shunt is amplified with afully differential circuitry. An offset of 2.9V allows a current measurement in the range of –3.36A to +4.72A. The

KBU1005_10A

27

0u

_4

50

V

27

0u

_4

50

V

TR

3D

47

6K

02

5C

01

50

_4

7u

_2

5V

_E

SR

0.1

5

10

0n

_2

5V

68

nF

33

0p

F

68

nF

10

nF

22

0n

_4

50

V

DPAK optional

IDB10S60C

GN

DA

GNDA

GN

DA

FAN3100TSX

Kaschke GP2002.153.807

IKB

20

N6

0H

3

BC

R1

08

W

2M

/20

0V

/1%

33

0k/2

00

V/1

%

33

0K

/1%

10R

2M

/20

0V

/1%

33

0K

/1%

33

0k/2

00

V/1

%

47

k

33

0k/1

00

V/1

%

B57364S409M

10

k

33

0K

/1%

33

0k/2

00

V/1

%

2k2

/1%

10

K/1

%

10

k/1

%

0R

05

_2

W

47

k

39

k/1

%

68

k/1

%

PFC_OFF

DC_LINK

DC

_L

INK

_D

IV

OV

_D

ET

PFC_CTRL

PFC_CTRL_MCU

PF

C_

CT

RL

_V

SE

NS

VCC_15V

VC

C_

15

V

VIN_DIVVSHUNT_PFC_N

VSHUNT_PFC_P

+-

AC2 AC1

B101

BRIDGE101

BRIDGE102

C1

01

C1

02

C1

03

C1

04

C1

05

C1

06

C1

07

C1

08

CX

10

3

D1_OPT

D101

GNDIN+ IN-

OUTVDD IC101

1234

JP101

O0

O1

P1P0

S0

S1

K1

01

K101

E AL101

Q101

Q102

R1

01

R1

02

R1

03

R105 R1

06

R1

07

R1

08

R1

09

R1

10R111

R1

12

R1

13

R1

14

R1

15

R1

16

R1

17

R1

18

R1

19

R1

20

R1

21

(400VDC)

+ +MCU control

PFC controller over driver

GND

1n_25V

4n7_25V

10u_25V

100n_25V

GND

ICE3PCS0250R

0R

68k

0R

/n.m

. OV_DET

PFC_CTRL

PFC_CTRL_VSENS

VCC_15V

VSHUNT_PFC_N

C109

C110

C111 C

112FREQ

GATEGND

ICOMP

ISENSE

OVP

VCCVSENS

IC102

R122

R124

R126

R127

PFC Control IC

Position: 4 3 2 1 Position: 4 3 2 1




over current protection is realized by a comparator (IC105A) which disables the gate driver (IC101, Figure 5) incase of overcurrent. Please refer to Figure 8 for details.

Figure 8 PFC Current Sense and Over Current Protection

The PFC current sense gain and offset can be calculated with following formulas:

offset =

R315�R321

R315∙R312∙R320

(R307 + R312) ∙ R313 + (R307 + R312 + R313) ∙ R320∙ VDD_5V

gain =

R315�R321

R315∙[(�307 + �313) ∙ �320 + R307 ∙ R313]

(R307 + R312) ∙ R313 + (R307 + R312 + R313) ∙ R320

Vout = offset + gain ∙ ∆Vshunt = offset − gain ∙ R118 ∙ IPFC

The over current protection threshold can be adjusted with R313; refer to Figure 9. Please note that gain andoffset values also change with different R313.

Figure 9 PFC Peak Current versus R313

47pF10n

n.m.

GN

DA GN

DA

12k

1k8

k2

680R

1k

10

0k

12k

AD8616AR

I_PFC_AMP_RC

VDD_5V

VSHUNT_PFC_N

VSHUNT_PFC_P

C308

C309C310

R307

R312

R3

13

R314

R315

R3

20

R321

5

67

U301B

Current Sensing PFC

Gain: 12.4Offset: 2.9V

Must be LOW to disable PFC

47pF 100n_10V 1u_10V

47pF

10n

GN

DA

GN

DA

GN

DA

GN

DA

GN

DA

GN

DA

GN

DA

LM2903

1k

100k

3k

100R

10

k1

k

PFC_OFF

I_PFC_AMP_RC

VDD_5V

VDD_5V

VDD_5V

VDD_5V

VDD_5V

C311 C312 C313

C314

C316

3

21

84

IC105A

R326

R327

R3

32

R336

R3

43

R3

48

PFC - Over-Current Comparator



Board User'

2.1.4 Control Power Supply (VCC_15V and VDD_5V)

The control power supply with VCC_15V and VDD_5V is provided by a flyback switch mode power supply IC(IC103) ICE3RBR4765JG. The voltages can be monitored at test pins JP102 and JP103. The flyback controlcircuitry is shown in Figure 10. Please refer to Figure 28 for winding rules of transformer TR101.

Figure 10 Control Power Supply (VCC_15V and VDD_5V)

There are two mounting options available for the feedback signal of the control loop: a) Using a shunt regulator(e.g. TLVH431AI) or b) using a zener diode. The following components are recommended for each option:

a) IC104 (TLVH431AI), R129 (100k), R130 (33.2k), R133 (0R), R140 (11.1k)

b) Q103 (BC847B), D106 (Zener diode 4.7V), C119 (2.2nF), R130 (4.3k), R140 (1k)

An external power supply for 5V as well as 15V can be used if required. Then R123 and R128 should beunmouned and the voltages can be applied at JP102 (5V) and JP103 (15V).

For test purposes it may make sense to restart the power supply. This can be achieved by connecting TP1(SOFTS/BA) and TP2 (GND). Please refer to 13 for details.

Figure 11

The power s

2.2nF/630V100uF/25V

220uF/10V

0.1uF/0805 33uF/35V

n.m.(2.2nF/0805)n.m.(2.2nF/0805)

10

0n

F/0

80

510

0n

F/0

80

5

1nF/0805

US1J

US1DUS

1J

US1J

n.m

.

GND

ICE

3R

BR

47

65

JG

TLVH431AI-DBZ

n.m.

n.m.

59

88

07

01

07

F_

Gre

en

59

88

07

01

07

F_

Gre

en

n.m.(BC847B)n.m.(BC847B)

0R

33

0K

/1%

/12

06

0R

10

0k/0

60

3

33

k2

/1%

/06

03

0R

/06

03

22R/0805

1k5

2R

2R

11

k/1

%/0

60

3

DGND

DGND

DGND

DGND

3mH

C113C114

C115

C116 C117

C119C119

C120C120

C121

D102

D103

D1

04

D105

D1

06

BA

2

CS

4

DR

AIN

5

DR

AIN

6D

RA

IN7

DR

AIN

8

FB

3

GN

D1

2

VC

C1

1

IC1

03

IC104

12

JP102

12

JP103

LE

D1

01

LE

D1

01

Q103Q103

R123

R1

25

R128

R1

29

R1

30

R1

33

R136

R1

38

R1

39

R1

39

R1

40

TP1

TP2

1

3

4

5

7

8

TR101

DC_LINK

VCC_15V

VDD_5V

VDD_5V

Control Power Supply/MCU Power Supply

5V DC

+

+

+

PR

I

S1

S2

R123

R128

TP1(SOFTS/BA)

s Manual 13

Restart of Control Power Supply via Testpads

tatus of VDD_5V is indicated by LED101 (see Figure 10).

TP2 (GND)

Revision 2.0, 2016-12-13

LED101




2.2 3 Phase Inverter

The 3 phase power inverter is built by 6 IGBTs (IKD10N60R) and the gate driver IC (6EDL04I06NT). Eachinverter leg has its own shunt in the low side path for phase current measurement. In addition the common DC-link current can be measured by its own shunt. See Figure 12 and Figure 13 for details.

Figure 12 Power Inverter – IGBT

Figure 13 Power Inverter – Gate Driver

All shunt signals are amplified by operational amplifiers. The gain and offset of all amplifiers is adjusted to thesame value. The offset is buffered by another operational amplifier. See Figure 14 and Figure 15 for details.

1N

41

48

1N

41

48

1N

41

48

1N

41

48

1N

41

48

1N

41

48

10R 10R 10R

100R 47k 100R 47k 100R 47k

10R 10R 10R

100R 47k 100R 47k 100R 47k

0R

05

/2W

0R

05

/2W

0R

05

/2W

0R

05

0/2

W

IKD

10

N6

0R

IKD

10

N6

0R

IKD

10

N6

0R

IKD

10

N6

0R

IKD

10

N6

0R

IKD

10

N6

0R

THT_MSTBA3

COM_0

DC_LINK

GND_INV_0

HO1_0 HO2_0 HO3_0

LE_UN

LE_UP

LE_VN

LE_VP

LE_WN

LE_WP

LO1_0 LO2_0 LO3_0

U_0

U_0

VSHUNT_0_N

VSHUNT_0_P

V_0V_0

W_0W_0

BRIDGE201

BRIDGE202

BRIDGE_U BRIDGE_V BRIDGE_W

D2

01

D2

02

D2

03

D2

04

D2

05

D2

06

R218 R219 R220

R221 R222 R223 R224 R225 R226

R228 R229 R230

R231 R232 R233 R234 R235 R236

R2

38

R2

39

R2

40

R2

45

S201 S202 S203

S204 S205 S206

1X201-1

2X201-2

3X201-3

3-Phase Inverter Bridge

I_ADC(max): +/-4.16A

I_trip(typ): +9A

10

u_

25

V

10

u_

25

V

10u_25V

100nF

10u_25V

10u_25V

10

0p

_2

5V

2n2_25V

6EDL04I06NT

n.m.

n.m.

10k

0R

3K3

n.m

.

n.m

.

n.m

.

DGND

VDD

/FO_0

COM_0

ENABLE_0

GND_INV_0

GND_INV_0GND_INV_0

GND_INV_0

GND_INV_0

GND_INV_0

HO1_0

HO2_0

HO3_0

LO1_0

LO2_0

LO3_0

U_0

U_H

U_L

VB1_0

VB2_0

VB3_0

VCC_15V

VCC_15V

VSHUNT_0_P

V_0

V_H

V_L

W_0

W_H

W_L

C2

10

C2

11

C212

C213

C214

C215

C2

16

C217

COM13

EN10

FAULT8

HIN12

HIN23

HIN34

HO127

HO223

HO319

ITRIP9

LIN15

LIN26

LIN37

LO116

LO215

LO314

RCIN11

VB128

VB224

VB320

VCC1

VS126

VS222

VS318

VSS12

IC202

12

JP201

12

JP202

R227

R2

37

R241

R2

42

R2

43

R2

44

Gate Driver Circuit



B

Figure 14 Phase Current Sensing and Reference Voltage Buffer (e.g. Phase W)

offset = REF_2.5V =R211

R211 + R204∙ VDD_5V

gain =R217

R216under the condition that

R203

R207=

R217

R216

Vout = offset + gain ∙ ∆Vshunt = offset − gain ∙ R240 ∙ IPhase_W

F

Tg(

T

Tdo

Toa

Ihs

Ti

100n_25V 1u_25V

n.m

.

47pF

10

nF

GNDA GNDA

GN

DA

GN

DA

GN

DA

MC33174D MC33174D

12

K

20

K

1K680R

20

K

1K 12K

I_W

LE

_W

NLE

_W

P

REF_2.5V

REF_2.5V

VCC_15V

VCC_15V VCC_15V

VDD_5V

C201 C202

C2

07

C208

C2

09

10

98

IC201C12

1314

IC201D

411

R2

03

R2

04

R207R210

R2

11

R216 R217

100n_10V 1u_10V

DA

DA

12kREF_2.5V

C303

R301

gain = 12

offset = 2.5V

offset = 2.5V

oard User's Manual 15 Revision 2.0, 2016-12-13

igure 15 DC-Link Current Sensing

he gains are adjusted to measure a maximum current of 4.16A and to trigger the over voltage protection of theate driver at 9A. There are testpoints for monitoring the itrip voltage as well as the protection output signal/FO).

he following diagram (Figure 16) shows the timing of the gate driver for high side and low side IGBTs.

he dead time (tDT+ for rising and tDT- for falling output signals) is the time which is required betweeneactivation e.g. of the high side IGBT (U_H: low to high, active to passive level, respectively) and the activationf the low side IGBT (U_L: high to low, passive to active level, respectively).

he driver delay (tDD+ for rising and tDD- for falling output signals) is the delay time of the driver for changing theutput signal from low to high after the activation of the respective IGBT driver input (high side for high outputnd low side for low output signal).

n the diagram (Figure 16) the delay time defined by the driver itself is shown as tDxOFF and tDxON (with x=H forigh side and x=L for low side) and can be measured between microcontroller output signal and IGBT gateignal.

he total output delay time taken from the microcontroller signal edge until the inverter output level has changeds described with tOUT+ for low to high transition and tOUT- for high to low transition.

n.m.

47pF 100nF

n.m.

GN

DA

GN

DA

GN

DA

GN

DA

GN

GN

1k

680R 10k

1k

12k

AD8616AR I_DC_LINK_0 I_DC_LINK_AVG

VDD_5V

VSHUNT_0_N

VSHUNT_0_P

C305 C306

C307

R302

R303 R304

R305

R306

3

21

84

U301AV+

V-

fcut = 159Hz

gain = 12




Figure 16 Inverter Timing Diagram

Please refer to Table 2 for typical values of the “3 Phase Power Inverter 750W V1.2” which have beenmeasured under room temperature.

Table 2 Typical Inverter Timing Parameters

Rising Output Signal Falling Output Signal

Dead Time tDT+ 750ns tDT- 750ns

Driver Delay tDD+ 800ns tDD- 800ns

Total Output Delay tOUT+ 1.550µs tOUT+ 1.550µs

High Side Low Side

IGBT Drive ON delay tDHON 550ns tDLON 550ns

IGBT Driver OFF delay tDHOFF 550ns tDLOFF 650ns

The gate driver enable signal is inverted in order to provide active low behaviour. LED 301 indicates an activegate driver. The power inverter outputs can be monitored at signals BEMF_U, BEMF_V and BEMF_W with aratio of 417.5V : 5V. Please refer to Figure 17 for details.

Figure 17 Output Voltage (BEMF) Signal Dividers and Inverting Gate Driver Enable Circuitry

BEMF detection at 3 phase

n.m. n.m. n.m.5V1 5V1 5V1

GN

DA

GN

DA

GN

DA

59

88

07

01

07

F_

Gre

en

BCR148W

330K/1% 330K/1% 330K/1%

330K/1% 330K/1% 330K/1%

330K/1% 330K/1% 330K/1% 1k5 2k

10

k

12K/1% 12K/1% 12K/1%

/ENABLE_0

BE

MF

_U

BE

MF

_V

BE

MF

_W

ENABLE_0

GND_INV_0

U_0

VDD_5V VDD_5VVDD_5V

V_0 W_0

C317 C318 C319

D301 D302 D303

LE

D3

01

Q301

R328 R329 R330

R333 R334 R335

R337 R338 R339 R340

R3

41

R3

42

R345 R346 R347

Enable Circuitry 1




A tempertaure sensor (R331, NTC thermistor) is placed close to the IGBTs of the inverter bridge in order toallow thermal protection by software. In addition, an external temperature sensor can be connected at JP301.Please refer to Figure 18 for details about the selected component (muRata NCP18WF104J03RB).

Figure 18 Temperature Sensor Circuitry and Thermistor Parameter

2.3 Drive Card Connector

The power inverter board of KIT_XMC750WATT_AK_V1 provides a drive card connector with all the signalsrequired to control the power inverter. Next to the PWM input signals of the gate driver as well as the sensesignals for current measurement, there are the power supply pins for the 5V power domain.

Figure 19 shows the signal assignment fo the drive card connector together with the pin assignment of the drivecards for XMC1300 and XMC4400. The pin and peripheral assignment can also be found in the following table.

Please note that the numbering of the power board connector at the drive card is inversed to the numbering ofthe drive card connector at the power board.

Figure 19 Drive Card Connector

Table 3 Drive Card Connector

Male

MAB32B2

X301

FAB32Q2

Function Signal of

Power Inverter

Port

XMC1300

Port

XMC4400

A1 A16 GND GNDA / DGND VSS, VSSP VSSA2 A15 PFC Gate PFC_CTRL_MCU P0.5 P1.3 &

P0.8A3 A14 IPFC I_PFC_AMP_RC P2.2 P15.8 & P0.0A4 A13 VPFC VIN_DIV P2.4 P15.9A5 A12 VBEMF_U / IU (2) I_U_X P2.9 P14.1A6 A11 VBEMF_V / IV (2) I_V_X P2.10 P14.15

10n

GN

DA

n.m.

10

0k

NCP18WF104J03RB

TEMP

VDD_5V

C315

12

JP301

R3

31

R3

44

100n_10V

GNDAGNDA

THT_FAB32Q2 THT_FAB32Q2/ENABLE1 /ENABLE_0

/FO_0/TRAP1

BEMF_UBEMF_V

BEMF_W

BRAKE_GATE

DC_LINK_DIV_X

DGND

GNDA

I_DC_LINK_0I_DC_LINK_AVG_X

I_PFC_AMP_RC

I_U_XI_V_X

I_W_X

PFC_CTRL_MCUTEMP_X

U_HU_H1

U_LU_L1

VDD_5V

VDD_5VVDD_5V

VIN_DIV

V_HV_H1

V_LV_L1

W_HW_H1

W_LW_L1

BRIDGE301

C304

X301-A1

X301-A2X301-A3X301-A4X301-A5X301-A6X301-A7X301-A8X301-A9X301-A10X301-A11X301-A12X301-A13X301-A14X301-A15X301-A16

X301-B1

X301-B2X301-B3X301-B4X301-B5X301-B6X301-B7X301-B8X301-B9

X301-B10X301-B11X301-B12X301-B13X301-B14X301-B15X301-B16

--------

GNDA1A2A3A4A5A6A7A8A9A10A11A12A13A14A15A16

B1B2B3B4B5B6B7B8B9

B10B11B12B13B14B15B16

C40.0 / CMP2.OG0CH7 / CMP2.IN-G1CH6G0CH2 / G1CH4G0CH3 / G1CH2G0CH4 / G1CH3G0CH6

Drive Card

Auxiliary Power connector 750W On-Board Inverter Stage

DC_XMC4400_V1 DC_XMC1300_V1

P4.1ERU1.2B0 (PD1)C81.20 / C80.33C81.21 / C80.32C81.10 / C80.23C81.11 / C80.22C81.00 / C80.03C81.01 / C80.02

GNDHR.10HR.C1IN / G3CH0G3CH1G0CH1G0CH3 / G1CH3G0CH5 / G2CH1G1CH0 / G3CH2

P0.11C80.IN0,1,2,3

C80.20 / C80.02C80.21 / C80.03

C80.10C80.11C80.00C80.01

VDD

G1CH5

G0CH1 / G1CH0G0CH5

G0CH0

G1CH1

Drive Card

DC_XMC4400_V1DC_XMC1300_V1

P0.12C80.IN0,1,2,3

C80.13 / C80.20 / HR.30C80.12 / C80.21 / HR.31C80.21 / C80.10 / HR.21C80.20 / C80.11 / HR.20

C80.00 / HR.00C80.01 / HR.01

VDDC42.0

G2CH3G1CH1 / G3CH3

G0CH0G0CH2 / G1CH2G0CH4 / G2CH0

G1CH6 / G1.ORC6

--




A7 A10 VBEMF_W / IW (2) I_W_X P2.11 P14.5A8 A9 I_AVG / IDClink (2) I_DC_LINK_AVG_X P2.1 P14.8A9 A8 U1_L U_L1 - P1.12 & P0.10A10 A7 U1_H U_H1 - P1.15 & P2.7A11 A6 V1_L V_L1 - P1.11 & P2.9A12 A5 V1_H V_H1 - P1.5A13 A4 W1_L W_L1 - P1.10 & P2.8A14 A3 W1_H W_H1 - P1.4A15 A2 CTRAP1 /TRAP1 - P1.2A16 A1 ENPOW1 /ENABLE1 - P4.1B1 B16 VCC 5V VDD_5V VDD, VDDP VDDB2 B15 Brake Gate BRAKE_GATE - P3.6B3 B14 Brake temp TEMP_X - P15.3B4 B13 VDClink DC_LINK_DIV_X P2.3 P14.9B5 B12 VBEMF_U / IU (1) BEMF_U P2.6 P14.0B6 B11 VBEMF_V / IV (1) BEMF_V P2.8 P14.2B7 B10 VBEMF_W / IW (1) BEMF_W P2.0 P14.4B8 B9 IDClink (1) I_DC_LINK_0 P2.7 P14.14B9 B8 U0_L U_L P0.1 P0.2B10 B7 U0_H U_H P0.0 P0.5B11 B6 V0_L V_L P0.6 P0.1 &

P0.3B12 B5 V0_H V_H P0.7 P0.4 & P2.14B13 B4 W0_L W_L P0.9 & P0.3 P0.11 & P0.9B14 B3 W0_H W_H P0.8 & P0.2 P0.6 &

P2.6B15 B2 CTRAP0 /FO_0 P0.12 P0.7B16 B1 ENPOW0 /ENABLE_0 P0.11 P0.12

Attention: The drive card connector provides the power supply for the power GND supply domain.Hence it may carry hazzardous voltages.

2.4 Auxiliary Power Board Connector

A second inverter card can be connected to the auxiliary power board connector. There are all necessarysignals and power supplies available. Please refer to Figure 20 for details.

Figure 20 Auxiliary Power Board Connector

GND

DC_LINK

DGND

PINHD-2X9

MSTBV2

/ENABLE1/TRAP1

BRAKE_GATE

CON13CON14

CON15CON16

CON17CON18

U_H1U_L1

VCC_15VVDD_5V

V_H1V_L1

W_H1W_L1

1 23 45 67 89 10

11 1213 1415 1617 18

X302

1X303-1

2X303-2




This connector is considered as an optional extension and the analog signals are shared netween the on-boardpower inverter and the auxiliary connector. The desired signal can be chosen by 0R resistors close to the DriveCard connector. Figure 21 and the following table give details about the optional signal selection.

Figure 21 Analog Signal Selector

Table 4 Auxiliary Power Board Connector

X302 Auxiliary PowerBoard Connector

X301 Drive CardConnector

Signal at Drive CardConnector

Signal of

Power Inverter

Optional SignalX302

X302-1 B16 VDD_5V VDD_5V VDD_5V

X302-2 - - VCC_15V VCC_15V

X302-3 A2 /TRAP1 - /TRAP1

X302-4 A1 /ENABLE1 - /ENABLE1

X302-5 A4 W_L1 - W_L1

X302-6 A3 W_H1 - W_H1

X302-7 A6 V_L1 - V_L1

X302-8 A5 V_H1 - V_H1

X302-9 A8 U_L1 - U_L1

X302-10 A7 U_H1 - U_H1

X302-11 A16 GND DGND DGND

X302-12 B15 BRAKE GATE - BRAKE GATE

X302-13 (A9) I_DC_LINK_AVG_X I_DC_LINK_AVG CON13

X302-14 (A10) I_W_X I_W CON14

X302-15 (B13) DC_LINK_DIV_X DC_LINK_DIV CON15

X302-16 (A11) I_V_X I_V CON16

X302-17 (B14) TEMP_X TEMP CON17

X302-18 (A12) I_U_X I_U CON18


Production Data


3 Production Data

3.1 Schematics

This chapter contains the schematics for the 3 phase power inverter 750W V1.2 (2016/50).• Line Filter, PFC, DC-Link 400V, Power Supply 15V/5V• Gate Driver, Power Bridge (IGBT), Phase Current Shunt Amplifier• Single Shunt Amplifier, PFC Amplifier, PFC Overload Protection, Drive Card and Auxiliary Power Connector

The board has been designed with Eagle V7.5. The full PCB design data of this board can also be downloadedfrom www.infineon.com/xmc-dev.

Figure 22 Schematics: Title Page (V1.2 – 2016/50)

ADJ_401 ADJ_402 ADJ_403

A

B

C

D

E

1 2 3 4 5 6 7 8

A

B

C

D

E

1 2 3 4 5 6 7 8

750W_Inverter_V1.2

not saved!

1/4Sheet:

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or

characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any

information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties

and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights

of any third party.

3phase Power Inverter 750W V1.2

[1] Contents[2] Line Filter, PFC, DC-Link 400V, Power Supply 15V/5V[3] Gate Drive, Power Bridge (IGBT), Phase Current Shunt Amplifier

Fiducials

2016/50

V1.1 / 08.11.2013 / AR

[4] Single Shunt Amplifier, PFC Amplifier, PFC Overload ProtectionDriveCard Connector, Auxiliary Power Connector

V1 / 05.09.2013 / AR

V1.2 / 12.12.2016 / YS

http://www.infineon.com/xmc-dev


Production Data


Figure 23 Line Filter, PFC, DC-Link 400V, Power Supply 15V/5V

must

be

15V

Rela

y

opencol.out

KB

U10

05_

10A

KB

U10

05_

10A

270u_450V 270u_450V

270u_450V 270u_450V

TR3D476K025C0150_47u_25V_ESR0.15 TR3D476K025C0150_47u_25V_ESR0.15

100n_25V 100n_25V

68nF 68nF

330pF 330pF

68nF 68nF

10nF 10nF

1n_

25V

1n_

25V

4n7_25V 4n7_25V

10u_25V 10u_25V

100n_25V 100n_25V

2.2

nF

/630V

100

uF

/25V

220u

F/1

0V

0.1

uF

/0805

33u

F/3

5V

10

u1

0u

n.m

.(2

.2nF

/080

5)

n.m

.(2

.2nF

/080

5)

100nF/0805 100nF/0805

1nF

/080

5

680n_400V 680n_400V

680n_400V 680n_400V

220n_450V 220n_450V

3n3_400V 3n3_400V

3n3_400V 3n3_400V

DP

AK

op

tiona

lD

PA

Kop

tiona

l

IDB

10

S6

0C

IDB

10

S6

0C

US

1J

US

1D

US1J

US

1J

n.m.

1N4148 1N4148

00

31.8

221._

5x2

000

31.8

221._

5x2

0

GN

D

GN

DG

ND

GNDA

GN

DA

GN

DA

GN

DG

ND

GNDA

GN

DG

ND

GN

DA

GN

DA

GN

DA

GN

DA

MO

UN

T-P

AD

-RO

UN

D3

.2M

OU

NT

-PA

D-R

OU

ND

3.2

MO

UN

T-P

AD

-RO

UN

D3.2

MO

UN

T-P

AD

-RO

UN

D3.2

FA

N3

10

0T

SX

FA

N3

10

0T

SX

ICE

3P

CS

02

ICE

3P

CS

02

ICE3RBR4765JG

TLV

H431

AI-

DB

Z

LM

29

03

LM

29

03

n.m

.

n.m

.

AZ762-1C-12D AZ762-1C-12D

Kasc

hke

GP

200

2.1

53

.807

WE-7448258022 WE-7448258022

5988070107F_Green 5988070107F_Green

PE

PE

PE

IKB20N60H3 IKB20N60H3

BCR108W BCR108W

n.m

.(B

C8

47B

)n.m

.(B

C8

47B

)

2M/200V/1% 2M/200V/1%

330k/200V/1% 330k/200V/1%

330K/1% 330K/1%

S14K275 S14K275

10

R10

R

2M/200V/1% 2M/200V/1%

330K/1% 330K/1%

330k/200V/1% 330k/200V/1%

47k

330k/100V/1% 330k/100V/1%

B57

364S

40

9M

B57

364S

40

9M

10k 10k

330K/1% 330K/1%

330k/200V/1% 330k/200V/1%

2k2/1%

10K/1% 10K/1%

10k/1% 10k/1%

0R05_2W

47k 47k

39k/1%

68k/1%

50R

50R

0R

0R

330K/1%/1206

68k

0R/n.m.

0R

100k/0603

33k2/1%/0603

10

k1

0k

47k 47k

0R/0603

10k 10k

10R 10R

22

R/0

805

5k6 5k6

1k5

2R2R

11k/1%/0603

10k 10k

20

0k

20

0k

DG

ND

DG

ND

DG

ND

DG

ND

DG

ND

BC

85

7C

BC

85

7C

3m

H

TH

T_M

ST

BA

3T

HT

_M

ST

BA

3

B101

+ -

AC

2A

C1

B101

BR

IDG

E1

01

BR

IDG

E1

02

BR

IDG

E1

03

BR

IDG

E1

04

C101 C101

C102 C102

C103 C103

C104 C104

C105 C105

C106 C106

C107 C107

C108 C108

C109

C109

C110 C110

C111 C111

C112 C112

C113

C114

C1

15

C116

C117

C1

18

C1

18

C11

9C

11

9

C120

C120

C1

21

CX101 CX101

CX102 CX102

CX103 CX103

CY101 CY101

CY102 CY102

D1_

OP

TD

1_

OP

T

D10

1D

10

1

D1

02

D1

03

D104

D105

D106

D107 D107

F10

1F

10

1

H101

H101

H102

H102

IC1

01

GN

DIN

+IN

-

OU

TV

DD

IC1

01

IC1

02

FR

EQ

GA

TE

GN

DIC

OM

P

ISE

NS

E

OV

P

VC

CV

SE

NS

IC1

02

BA2

CS4

DRAIN5

DRAIN6

DRAIN7

DRAIN8

FB3

GND12

VCC11

IC103

IC1

04

IC1

05

B

567

IC1

05

B

1234

JP1

01

1 2

JP1

02

1 2

JP1

03

K1

01

12

K1

01

K1

01

O0O1

P1

P0

S0S1K

101

EA

L101

L102

112

67

L102

LED101 LED101

Q1

01

Q1

01

Q1

02

Q1

02

Q1

03

Q1

03

R101 R101

R102 R102

R103 R103

R104 R104

R10

5R

10

5

R106 R106

R107 R107

R108 R108

R109

R110 R110

R111

R111

R112 R112

R113 R113

R114 R114

R115

R116 R116

R117 R117

R118

R119 R119

R120

R121

R1

22

R1

22

R123

R1

24

R125

R126

R127

R128

R129

R130

R1

31

R1

31

R132 R132

R133

R134 R134

R135 R135

R13

6

R137 R137

R138

R139 R139

R140

R141 R141

R1

42

R1

42

T101

T101

TP

1 TP

2

134

57 8

TR

10

1

1X

10

1-1

2X

10

1-2

X10

1-3

3X

10

1-3

PF

C_

OF

F

DC

_LIN

K

DC

_LIN

K

DC_LINK_DIV

GN

D_

INV

_0

OV_DET

OV

_D

ET

PF

C_

CT

RL

PF

C_

CT

RL

PF

C_

CT

RL

_M

CU

PF

C_

CT

RL

_V

SE

NS

PFC_CTRL_VSENS

VC

C_1

5V

VC

C_1

5V

VCC_15V

VC

C_

15

V

VC

C_

15V

VD

D_

5V

VD

D_

5V

VD

D_5

V

VD

D_5V

VIN

_D

IVV

SH

UN

T_

PF

C_

N

VS

HU

NT

_P

FC

_N

VS

HU

NT

_P

FC

_P

Pow

er

Supply

(400

VD

C)

Contr

olP

ow

er

Supply

/MC

UP

ow

er

Supply

3.1

5A

Rela

ybridge

5V

DC

PF

CC

ontr

olI

C

+

+

+

+

+

A B C D E

12

34

56

78

A B C D E

12

34

56

78

750W

_In

vert

er_

V1.2

12

/12

/20

16

11

:30

AM

2/4

Sh

eet:

Leg

alD

iscl

aim

er

Th

ein

form

atio

ng

ive

nin

this

do

cum

en

tsh

all

inn

oe

ven

tb

ere

ga

rde

da

sa

gu

ara

nte

eo

fco

nd

itio

ns

or

cha

ract

erist

ics.

With

resp

ect

toa

ny

exa

mp

les

or

hin

tsg

ive

nh

ere

in,

an

yty

pic

alv

alu

es

sta

ted

he

rein

an

d/o

ra

ny

info

rma

tion

reg

ard

ing

the

ap

plic

atio

no

fth

ed

evi

ce,

Infin

eo

nT

ech

no

log

ies

he

reb

yd

iscl

aim

sa

ny

an

da

llw

arr

an

ties

an

dlia

bili

ties

of

an

yki

nd

,in

clu

din

gw

itho

ut

limita

tion

,w

arr

an

ties

of

no

n-in

frin

ge

me

nt

of

inte

llect

ua

lpro

pe

rty

rig

hts

of

an

yth

ird

pa

rty.

He

ats

ink

Aa

vid

Th

erm

allo

y7

80

75

PRI

S1S2

MC

Uco

ntr

ol

PF

Cco

ntr

olle

ro

ver

drive

r

GN

D


Production Data


Figure 24 Gate Driver, Power Bridge (IGBT), Phase Current Shunt Amplifier

10

0n

_2

5V

1u

_2

5V

n.m.

47

pF

n.m.

47

pF

n.m.

47

pF

10nF 10nF

10u_25V 10u_25V

10u_25V 10u_25V

10

u_

25

V1

0u

_2

5V

10

0n

F1

00

nF

10

u_

25

V1

0u

_2

5V

10

u_

25

V1

0u

_2

5V

100p_25V 100p_25V

2n

2_

25

V2

n2

_2

5V

1N4148 1N4148

1N4148 1N4148

1N4148 1N4148

1N4148 1N4148

1N4148 1N4148

1N4148 1N4148

GNDA

GN

DA

GN

DA

GNDA

GN

DA

GN

DA

GNDA

GNDA

GNDA

MC

33

17

4D

MC

33

17

4D

MC

33

17

4D

MC

33

17

4D

6E

DL

04

I06

NT

n.m

.

n.m

.

12K 12K

12K 12K

12K 12K

20K 20K

1K

1K

1K

1K

1K

1K

68

0R

68

0R

68

0R

68

0R

68

0R

68

0R

20K 20K

1K

1K

12

K1

2K

1K

1K

12

K1

2K

1K

1K

12

K1

2K

10

R1

0R

10

R1

0R

10

R1

0R

10

0R

10

0R

47

k4

7k

10

0R

10

0R

47

k4

7k

10

0R

10

0R

47

k4

7k

10

k1

0k

10

R1

0R

10

R1

0R

10

R1

0R

10

0R

10

0R

47

k4

7k

10

0R

10

0R

47

k4

7k

10

0R

10

0R

47

k4

7k

0R0R

0R05/2W

0R05/2W

0R05/2W

3K

33

K3

n.m. n.m.

n.m. n.m.

n.m. n.m.

0R050/2W 0R050/2W

IKD10N60R IKD10N60R

IKD10N60R IKD10N60R

IKD10N60R IKD10N60R

IKD10N60R IKD10N60R

IKD10N60R IKD10N60R

IKD10N60R IKD10N60R

DG

ND

VD

DV

DD

TH

T_

MS

TB

A3

TH

T_

MS

TB

A3

BR

IDG

E201

BR

IDG

E202

BR

IDG

E_U

BR

IDG

E_V

BR

IDG

E_W

C2

01

C2

02

C203

C2

04

C205

C2

06

C207

C2

08

C209 C209

C210 C210

C211 C211

C2

12

C2

12

C2

13

C2

13

C2

14

C2

14

C2

15

C2

15

C216 C216

C2

17

C2

17

D201 D201

D202 D202

D203 D203

D204 D204

D205 D205

D206 D206

3 21

IC2

01

A5 6

7

IC2

01

B1

0 98

IC2

01

C1

2

13

14

IC2

01

D

4 11

CO

M1

3

EN

10

FA

ULT

8

HIN

12

HIN

23

HIN

34

HO

12

7

HO

22

3

HO

31

9IT

RIP

9

LIN

15

LIN

26

LIN

37

LO

11

6

LO

21

5

LO

31

4R

CIN

11

VB

12

8

VB

22

4

VB

32

0

VC

C1

VS

12

6

VS

22

2

VS

31

8

VS

S12

IC2

02

1 2

JP

20

1

12

JP

20

2

R201 R201

R202 R202

R203 R203

R204 R204

R2

05

R2

05

R2

06

R2

06

R2

07

R2

07

R2

08

R2

08

R2

09

R2

09

R2

10

R2

10

R211 R211

R2

12

R2

12

R2

13

R2

13

R2

14

R2

14

R2

15

R2

15

R2

16

R2

16

R2

17

R2

17

R2

18

R2

18

R2

19

R2

19

R2

20

R2

20

R2

21

R2

21

R2

22

R2

22

R2

23

R2

23

R2

24

R2

24

R2

25

R2

25

R2

26

R2

26

R2

27

R2

27

R2

28

R2

28

R2

29

R2

29

R2

30

R2

30

R2

31

R2

31

R2

32

R2

32

R2

33

R2

33

R2

34

R2

34

R2

35

R2

35

R2

36

R2

36

R237 R237

R238

R239

R240

R2

41

R2

41

R242 R242

R243 R243

R244 R244

R245 R245

S2

01

S2

01

S2

02

S2

02

S2

03

S2

03

S2

04

S2

04

S2

05

S2

05

S2

06

S2

06

X2

01

-11

X2

01

-1

X2

01

-22

X2

01

-2

X2

01

-33

X2

01

-3

/FO

_0

CO

M_

0

CO

M_

0

DC

_L

INK

EN

AB

LE

_0

GN

D_

INV

_0

GN

D_

INV

_0

GN

D_

INV

_0

GN

D_

INV

_0

GN

D_

INV

_0

GN

D_

INV

_0

GN

D_

INV

_0

HO

1_

0H

O1

_0

HO

2_

0

HO

2_

0

HO

3_

0

HO

3_

0

I_U

I_V

I_W

LE

_U

N

LE_UNLE_UP

LE

_U

P

LE

_V

N

LE_VN

LE

_V

P

LE_VP

LE

_W

N

LE_WN

LE

_W

P

LE_WP

LO

1_

0

LO

1_

0

LO

2_

0

LO

2_

0

LO

3_

0

LO

3_

0

RE

F_

2.5

V

RE

F_

2.5

VR

EF

_2

.5V

RE

F_

2.5

V

U_

0

U_

0

U_

0U

_H

U_

L

VB

1_

0

VB

2_

0

VB

3_

0

VC

C_15V V

CC

_15V

VC

C_

15

V

VC

C_15V

VC

C_15V

VD

D_

5V

VS

HU

NT

_0

_N

VS

HU

NT

_0

_P

VS

HU

NT

_0_P

V_

0

V_

0V

_0

V_H

V_

L

W_

0

W_

0W

_0

W_H

W_

L

Gate

Dri

ver

Cir

cuit

3-P

hase

Invert

er

Bri

dge

3phase

shuntcurr

entdete

ction

Gain

:12

Offset:

2.5

V

A B C D E

12

34

56

78

A B C D E

12

34

56

78

750W

_In

vert

er_

V1.2

12

/12

/20

16

11

:30

AM

3/4

Sh

eet:

Le

ga

lD

iscla

ime

r

The

info

rmation

giv

en

inth

isdocum

entshall

inno

eventbe

regard

ed

as

aguara

nte

eofconditio

ns

or

chara

cte

ristics.W

ith

respectto

any

exam

ple

sor

hin

tsgiv

en

here

in,any

typic

alvalu

es

sta

ted

here

inand/o

rany

info

rmation

regard

ing

the

applic

ation

ofth

edevic

e,In

fineon

Technolo

gie

shere

by

dis

cla

ims

any

and

all

warr

anties

and

liabili

ties

ofany

kin

d,in

clu

din

gw

ithoutlim

itation,w

arr

anties

ofnon-i

nfr

ingem

entofin

telle

ctu

alpro

pert

yri

ghts

ofany

thir

dpart

y.

I_A

DC

(ma

x):

+/-

4.1

6A

I_tr

ip(t

yp

):+

9A


Production Data


Figure 25 Single Shunt and PFC Amplifier, PFC Protection, Drive Card and Auxiliary Power Connector

BE

MF

dete

ctio

nat

3phase

Must

be

LO

Wto

dis

able

PF

C

100n

_10V

1u

_10

V

n.m

.

100n

_10

V

47

pF

47

pF

100n

F1

00n

F

n.m

.n

.m.

47

pF

10

n

n.m

.n

.m.

47pF

100n_

10V

1u_

10V

47p

F

10n

10

n

n.m

.n.m

.n

.m.

5V

15V

15V

15V

15V

15V

1

GN

DG

ND

GN

DA

GN

DA

GNDA

GNDA

GNDA

GNDA

GNDA

GNDA

GNDA

GNDA

GNDA

GN

DA

GN

DA

GNDA

GNDA

GNDA

GNDA

GNDA

GNDA

GNDA

GNDA

GNDA

GNDA

LM

2903

n.m

.

5988070107F_Green 5988070107F_Green

DC

_LIN

K

BC

R1

48W

BC

R1

48W

12k

1k

1k

680R

10

k

1k

1k

12

k12

k

12k

12k

0R

/06

03

n.m

./06

03

0R

/06

03

n.m

./06

03

1k

1k

8k2

68

0R

1k

1k

0R

/06

03

n.m

./06

03

0R

/06

03

n.m

./06

03

100k

12k

12k

0R

/06

03

n.m

./06

03

0R

/06

03

n.m

./06

03

1k

100k

330

K/1

%330

K/1

%330

K/1

%330

K/1

%330

K/1

%330

K/1

%

100k

3k

330

K/1

%330

K/1

%330

K/1

%330

K/1

%330

K/1

%330

K/1

%

100

R

330

K/1

%330

K/1

%330

K/1

%330

K/1

%330

K/1

%330

K/1

%1k5

1k5

2k

10k

10k

NC

P18W

F1

04J0

3R

BN

CP

18W

F1

04J0

3R

B12

K/1

%12

K/1

%12

K/1

%12

K/1

%12

K/1

%12

K/1

%

1k

DG

ND

AD

861

6A

RA

D861

6A

R

AD

861

6A

R

TH

T_F

AB

32

Q2

TH

T_F

AB

32

Q2

TH

T_F

AB

32

Q2

TH

T_F

AB

32

Q2

PIN

HD

-2X

9

MS

TB

V2

MS

TB

V2

BR

IDG

E3

01

C3

01

C30

2

C30

3

C3

04

C30

5C

30

5C

306

C3

06

C3

07

C3

07

C30

8

C30

9C

310

C310

C3

11

C3

12

C313

C314

C3

15

C31

6

C317

C31

8C

319

D30

1D

30

1D

30

2D

30

2D

303

D303

3 21

8 4

IC105

A

1 2

JP3

01

LED301 LED301

Q301

Q301

R3

01 R

302

R3

02

R3

03

R30

4

R3

05

R3

05

R306

R306

R307

R307

R30

8R

30

9

R31

0R

31

1R

312

R3

12

R313

R31

4

R3

15

R3

15

R31

6R

31

7

R31

8R

31

9

R320

R321

R321

R32

2R

32

3

R32

4R

32

5

R3

26

R3

27

R3

28

R3

28

R329

R329

R3

30

R3

30

R331

R332

R3

33

R3

33

R334

R334

R3

35

R3

35

R336

R3

37

R3

37

R338

R338

R3

39

R3

39

R3

40

R3

40

R341

R342

R343

R344 R344

R3

45

R3

45

R346

R346

R3

47

R3

47

R348

U3

01A

3 21

8 4U

301A

5 67

U3

01B

X301-A

1X

301-A

1

X301-A

2X

301-A

3X

301-A

4X

301-A

5X

301-A

6X

301-A

7X

301-A

8X

301-A

9X

301-A

10

X301-A

11

X301-A

12

X301-A

13

X301-A

14

X301-A

15

X301-A

16

X30

1-B

1X

30

1-B

1

X30

1-B

2X

30

1-B

3X

30

1-B

4X

30

1-B

5X

30

1-B

6X

30

1-B

7X

30

1-B

8X

30

1-B

9X

301

-B1

0X

301

-B1

1X

301

-B1

2X

301

-B1

3X

301

-B1

4X

301

-B1

5X

301

-B1

6

12

34

56

78

910

11

12

13

14

15

16

17

18

X3

02

1X

30

3-1

X30

3-2

2X

30

3-2

PF

C_O

FF

/EN

AB

LE

1

/EN

AB

LE

1/E

NA

BLE

_0

/EN

AB

LE

_0

/FO

_0

/TR

AP

1

/TR

AP

1

BEMF_U

BE

MF

_U

BEMF_VB

EM

F_V

BEMF_W

BE

MF

_W

BR

AK

E_G

AT

E

BR

AK

E_

GA

TE

CO

N13

CO

N1

3

CO

N14

CO

N1

4

CO

N15

CO

N1

5

CO

N16

CO

N1

6

CO

N17

CO

N1

7

CO

N18

CO

N1

8

DC

_LIN

K_D

IV/2

.8A

DC

_LIN

K_D

IV_X

DC

_LIN

K_D

IV_X

DG

ND

EN

AB

LE

_0

GN

DA

GN

D_IN

V_

0

I_D

C_LIN

K_0

I_D

C_L

INK

_0

I_D

C_LIN

K_A

VG

I_D

C_L

INK

_A

VG

I_D

C_

LIN

K_

AV

G_X

I_D

C_LIN

K_A

VG

_X

I_P

FC

_A

MP

_R

C

I_P

FC

_A

MP

_R

C

I_P

FC

_A

MP

_R

C

I_U

/3.2

AI_

U_

X

I_U

_X

I_V

/3.4

AI_

V_X

I_V

_X

I_W

/3.6

AI_

W_

X

I_W

_X

PF

C_C

TR

L_M

CU

RE

F_2.5

V

TE

MP

TE

MP

TE

MP

_X

TE

MP

_X

U_0

U_H

U_

H1

U_

H1

U_L

U_

L1

U_

L1

VC

C_

15

V

VD

D_5V

VD

D_5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VD

D_

5V

VIN

_D

IV

VS

HU

NT

_0_N

VS

HU

NT

_0_P

VS

HU

NT

_P

FC

_N

VS

HU

NT

_P

FC

_P

V_0

V_H

V_

H1

V_

H1

V_L

V_

L1

V_

L1

W_0

W_H

W_

H1

W_

H1

W_L

W_

L1

W_

L1

PF

C-

Ove

r-C

urr

en

tC

om

para

tor

Sin

gle

Shunt

Curr

ent

Sensi

ng

Curr

ent

Sensi

ng

PF

C

Enable

Circu

itry

1T

em

pera

tur

sense

Beta

:4250

R25:

100k

Drive

Card

Connect

or

Analo

gS

ignalS

ele

cto

rA

uxi

liary

Pow

er

Connect

or

Gain

:12

Off

set:

2.5

V

Gain

:12.4

Off

set:

2.9

V

A B C D E

12

34

56

78

A B C D E

12

34

56

78

750W

_In

vert

er_

V1.2

12

/12

/20

16

11

:30

AM

4/4

Sh

eet:

Le

galD

iscl

aim

er

Th

ein

form

atio

ng

ive

nin

this

do

cum

en

tsh

all

inn

oe

ven

tb

ere

ga

rde

da

sa

gu

ara

nte

eo

fco

nd

itio

ns

or

cha

ract

erist

ics.

With

resp

ect

toa

ny

exa

mp

les

or

hin

tsg

ive

nh

ere

in,

an

yty

pic

alv

alu

es

sta

ted

he

rein

an

d/o

ra

ny

info

rma

tion

reg

ard

ing

the

ap

plic

atio

no

fth

ed

evi

ce,

Infin

eo

nT

ech

no

log

ies

he

reb

yd

iscl

aim

sa

ny

an

da

llw

arr

an

ties

an

dlia

bili

ties

of

an

yki

nd

,in

clu

din

gw

itho

ut

limita

tion

,w

arr

an

ties

of

no

n-in

frin

ge

me

nt

of

inte

llect

ua

lpro

pe

rty

rig

hts

of

an

yth

ird

pa

rty.

V+

V-

--------GN

DA

1A

2A

3A

4A

5A

6A

7A

8A

9A

10

A11

A12

A13

A14

A15

A16

B1

B2

B3

B4

B5

B6

B7

B8

B9

B10

B11

B12

B13

B14

B15

B16

C40

.0/

CM

P2.O

G0C

H7

/C

MP

2.I

N-

G1C

H6

G0C

H2

/G

1C

H4

G0C

H3

/G

1C

H2

G0C

H4

/G

1C

H3

G0C

H6

Drive

Ca

rd

Auxi

liary

Po

wer

conn

ect

or

750W

On-B

oard

Inve

rte

rS

tage

A9

B1

3

B1

4

A1

0

A1

1

A1

2

DC

_X

MC

440

0_V

1D

C_X

MC

130

0_V

1

P4.1

ER

U1.2

B0

(PD

1)

C81.2

0/

C8

0.3

3C

81.2

1/

C8

0.3

2C

81.1

0/

C8

0.2

3C

81.1

1/

C8

0.2

2C

81.0

0/

C8

0.0

3C

81.0

1/

C8

0.0

2

GN

DH

R.1

0H

R.C

1IN

/G

3C

H0

G3

CH

1G

0C

H1

G0

CH

3/

G1C

H3

G0

CH

5/

G2C

H1

G1

CH

0/

G3C

H2

P0.1

1C

80.I

N0,1

,2,3

C80

.20

/C

80.0

2C

80

.21

/C

80.0

3C

80.1

0C

80.1

1C

80.0

0C

80.0

1

VD

D

G1C

H5

G0

CH

1/

G1C

H0

G0C

H5

G0C

H0

G1C

H1

Drive

Ca

rd

DC

_X

MC

44

00_

V1

DC

_X

MC

13

00_

V1

P0.1

2C

80.I

N0,1

,2,3

C80

.13

/C

80.2

0/

HR

.30

C80

.12

/C

80.2

1/

HR

.31

C80

.21

/C

80.1

0/

HR

.21

C80

.20

/C

80.1

1/

HR

.20

C80.0

0/

HR

.00

C80.0

1/

HR

.01

VD

DC

42.0

G2C

H3

G1

CH

1/

G3C

H3

G0C

H0

G0

CH

2/

G1C

H2

G0

CH

4/

G2C

H0

G1C

H6

/G

1.O

RC

6

--


Production Data


3.2 Component Placement

Figure 26 Component Placement

3,2

3,2

NTC

NTC

MOTOR

DC LINK

+-

L N PE

MAINS

MC

U

DR

V

PF

C

PFC control sel.

CT

RL

GN

DEnable

I-TRIP

ext.

TEMP

WV

U

Flyback converter

DriveCard

INVERTER STAGE

PFC

RE

CT

IFIE

R

LINE FILTER

15V

5V

400V -> 15V, 5V

CT

RL

BEMF SENSE

3 PHASE SHUNT CURRENT SENSE

3 Phase Power Inverter 750W V1.1

Au

xilia

ryP

ow

er

Bo

ard

Co

nn

ec

tor

1

18

Power

/FO

GN

D

DC LINK

GND

GND

A9

A10

A11

A12

B13

Connector

PE

3.15AFuse:

B14

GND

SO

FT

S

GN

D

PE

- +~ ~

X301

X201

X3

03

X3

02

X1

01

1

1234

1

4 5

8

1 2 3

12

3

11

6

a b

DIN

416

12-Q

/2

1

18

12

ADJ_401

ADJ_402 ADJ_403

B101

C101

C102

C103 C104

C105

C1

06

C1

07

C108

C109

C1

10

C1

11

C1

12

C113

C114

C115

C116

C117

C1

18

C119

C120C121

C201

C202

C2

03

C2

04

C2

05

C2

06

C2

07

C2

08

C209

C210C211

C212

C213

C214 C215

C216

C217

C301

C302

C3

03

C304

C3

05C306

C307

C3

08

C309

C310

C311

C3

12C

31

3

C3

14

C315

C3

16

C317

C318C319

CX101

CX102CX103

CY101 CY102

D1_OPT

D101

D102

D103

D1

04

D105

D106

D107

D201 D202 D203

D204 D205 D206

D3

01

D3

02

D3

03

IC1

01

IC1

02

IC103

IC104

IC105

IC201

IC202

JP101

JP102

JP103

JP201

JP

20

2

JP301

K101

L101

L102

LED101

LE

D3

01

Q101

Q102

Q103

Q3

01

R101

R102

R103

R104

R105

R106

R107

R108

R109

R110

R111

R112

R113

R114

R115

R116

R117

R1

18

R119

R120

R121

R122

R123

R1

24

R125

R126

R1

27

R128

R129

R1

30

R1

31

R132

R1

33

R1

34

R135

R136

R1

37

R138

R139R140

R1

41

R142

R201

R202R203

R204

R2

05

R2

06

R2

07

R208R209

R210

R211

R2

12

R2

13

R2

14

R2

15

R2

16

R2

17

R2

18

R2

19

R2

20

R221

R222

R223

R224

R225

R226

R227

R228 R229 R230R231

R232

R233

R234

R235

R236

R237

R238 R239 R240

R2

41

R242

R243

R244

R245

R3

01

R302

R3

03

R304

R305

R306

R3

07

R308 R309

R310 R311

R312

R3

13

R3

14

R315

R316 R317

R318 R319

R320

R321

R322 R323

R324 R325

R326

R3

27

R3

28

R3

29

R3

30

R331

R3

32

R3

33

R3

34

R3

35

R3

36

R337

R338R339

R340

R3

41

R3

42

R3

43

R344

R345

R346R347

R3

48

S201 S202 S203

S204 S205 S206

T1

01

TP

1

TP

2

TR101

U301

X101

X201

X301

X303

Fuse F101


Production Data


3.3 Board Dimensions and Mounting Hole Positions

Figure 27 Board Dimensions and Mounting Hole Positions


Production Data


3.4 Winding Rules for Transformer TR101

Figure 28 Winding Rules for Transformer TR101


Production Data


3.5 Bill of Material (BOM)

Table 5 BOM of KIT_XMC750WATT_AK_V1 Board

Pos.No.

Qty Value Device Reference Des.

1 1 KBU1005_10A GBU4GBU4H B101

2 2 270u_450V CPOL-EUE10-30 C101, C102

3 1 TR3D476K025C0150_47u_25V_ESR0.15 C_EU_CASE_CCASE_D C103

4 2 100n_25V C_EU_CASE_C0603 C104, C112

5 2 68nF C_EU_CASE_C0603 C105, C107

6 1 330pF C_EU_CASE_C0603 C106

7 1 10nF C_EU_CASE_C0603 C108

8 1 1n_25V C_EU_CASE_C0603 C109

9 1 4n7_25V C_EU_CASE_C0603 C110

10 3 10u_25V C_EU_CASE_C1206 C111, C210, C211

11 1 2.2nF/630V C-EU075-042X103 C113

12 1 100uF/25V CPOL-EUE C114

13 1 220uF/10V CPOL-EUE C115

14 1 0.1uF/0805 C-EUC0805 C116, C120

15 1 33uF/35V CPOL-EUE C117

16 1 10u C_EU_CASE_C0805 C118

17 1 1nF/0805 C-EUC0805 C121

18 1 100n_25V C-EUC0603 C201

19 1 1u_25V C-EUC0805 C202

20 7 47pF C-EUC0603C204, C206, C208, C305,C308, C311, C314

21 1 10nF C-EUC0603 C209

22 3 10u_25V C_EU_CASE_C0805 C212, C214, C215

23 1 100nF C_EU_CASE_C0603 C213

24 1 100p_25V C_EU_CASE_C0603 C216

25 1 2n2_25V C_EU_CASE_C0603 C217

26 3 100n_10V C-EUC0603 C301, C304, C312

27 2 1u_10V C-EUC0603 C302, C313

28 1 100nF C-EUC0603 C306

29 3 10n C-EUC0603 C309, C315, C316

30 2 680n_400V CXXC22B10 CX101, CX102

31 1 220n_450V CXXC15B10 CX103

32 2 3n3_400V CYYC10B4 CY101, CY102

33 1 IDB10S60C IDT08S60C D101

34 3 US1J DIODE-DO-214AC D102, D104, D105

35 1 US1D DIODE-DO-214AC D103

36 7 1N4148 DIODE-SOD80CD107, D201, D202, D203,D204, D205, D206

37 3 5V1 DIODE-MINIMELF D301, D302, D303

38 1 Thermalloy 78075 HEATSINK101

39 1 FAN3100TSX FAN3100 IC101

40 1 ICE3PCS02 ICE3PCS02 IC102

41 1 ICE3RBR4765JG ICE3B0365JG IC103


Production Data


42 1 TLVH431AI-DBZ TLV431A-DBZ IC104

43 1 LM2903 LM2903 IC105

44 1 MC33174D LM324D IC201

45 1 6EDL04I06NT 6ED003L06-F IC202

46 1 AZ762-1C-12D G2RE K101

47 1 Kaschke GP2002.153.807 KLL_GP2002.1 L101

48 1 WE-7448258022 WE-CMB_XL L102

49 2 5988070107F_Green LEDCHIPLED_0603 LED101, LED301

50 1 IKB20N60H3 IKB30N60H3 Q101

51 1 BCR108W BCR108W Q102

52 1 BCR148W BCR108W Q301

53 2 2M/200V/1% R-EU_R0805 R101, R106

54 3 330k/200V/1% R-EU_R0805 R102, R108, R114

55 3 330K/1% R-EU_M0805 R103, R107, R113

56 1 S14K275 S14K275 R104

57 1 10R R-EU_R0603 R105

58 3 47k R-EU_R0603 R109, R119, R132

59 1 330k/100V/1% R-EU_R0805 R110

60 1 B57364S409M NTC-B57364 R111

61 8 10k R-EU_R0603R112, R131, R134, R141,R227, R304, R342, R343

62 1 2k2/1% R-EU_R0805 R115

63 1 10K/1% R-EU_M0805 R116

64 1 10k/1% R-EU_R0603 R117

65 1 0R05_2W R-EU_R2512 R118

66 1 39k/1% R-EU_R0805 R120

67 1 68k/1% R-EU_R0805 R121

68 1 50R R-EU_R0603 R122

69 2 0R R-EU_R0805 R123, R128

70 2 0R R-EU_R0603 R124, R237

71 1 330K/1%/1206 R-EU_R1206 R125

72 1 68k R-EU_R0603 R126

73 1 100k/0603 R-EU_R0603 R129

74 1 33k2/1%/0603 R-EU_R0603 R130

75 7 0R/0603 R-EU_R0603R133, R308, R310, R316,R318, R322, R324

76 7 10R R-EU_R0805R135, R218, R219, R220,R228, R229, R230

77 1 22R/0805 R-EU_R0805 R136

78 1 5k6 R-EU_R0603 R137

79 2 1k5 R-EU_R0603 R138, R340

80 1 2R R-EU_R1206 R139

81 1 11k/1%/0603 R-EU_R0603 R140

82 1 200k R-EU_R0603 R142

83 6 12K R-EU_R0603R201, R202, R203, R213,R215, R217

84 2 20K R-EU_R0603 R204, R211

85 6 1K R-EU_R0603 R205, R206, R207, R212,


Production Data


R214, R216

86 5 680R R-EU_R0603 R208, R209, R210, R303, R314

87 6 100R R-EU_R0805R221, R223, R225, R231,R233, R235

88 6 47k R-EU_R0805R222, R224, R226, R232,R234, R236

89 3 0R05/2W R-EU_R2512 R238, R239, R240

90 1 3K3 R-EU_R0603 R241

91 1 0R050/2W R-EU_R2512 R245

92 4 12k R-EU_R0603 R301, R306, R307, R321

93 6 1k R-EU_R0603R302, R305, R312, R315,R326, R348

94 1 8k2 R-EU_R0603 R313

95 3 100k R-EU_R0603 R320, R327, R331

96 9 330K/1% R-EU_R0805R328, R329, R330, R333,R334, R335, R337, R338, R339

97 1 3k R-EU_R0603 R332

98 1 100R R-EU_R0603 R336

99 1 2k R-EU_R0603 R341

100 1 NCP18WF104J03RB R-EU_R0603 R344

101 3 12K/1% R-EU_R0805 R345, R346, R347

102 6 IKD10N60R IKD04N60RS201, S202, S203, S204, S205,S206

103 1 BC857C BC857A-PNP-SOT23-BEC T101

104 1 3mH EPCOS_E16V TR101

105 1 AD8616AR AD8616AR U301

106 2 THT_MSTBA3 MSTBA3 X101, X201

107 1 THT_FAB32Q2 FAB32Q2 X301

108 1 PINHD-2X9 PINHD-2X9 X302

109 1 MSTBV2 MSTBV2 X303

w w w . i n f i n e o n . c o m

Published by Infineon Technologies AG

Motor Control Application Kit KIT XMC750WATT AK V1

Documents

Transcript of Motor Control Application Kit KIT XMC750WATT AK V1