Compilation Engagement Business Integrity, Insight and Beyond.
Modeling and Design for Beyond-the-Die Power Integrity
description
Transcript of Modeling and Design for Beyond-the-Die Power Integrity
![Page 1: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/1.jpg)
Modeling and Design for Beyond-the-Die Power Integrity
Yiyu Shi, ECE Dept., Missouri Univ. of Science and Technology(formerly University of Missouri-Rolla)
Lei He, EE Dept., Univ. of California, Los Angeles
![Page 2: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/2.jpg)
2 ICCAD’10
Importance of Power Integrity
● Power supply noise is a major threat for circuit reliability
in 45nm and beyond
– reduces noise margin of digital circuits
– shifts the operating point of analog circuits
– decreases the effective driving strength of the gates
– causes output signal distortion (e.g. jitters) impairing signal
integrity
![Page 3: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/3.jpg)
3 ICCAD’10
Simultaneous Switching Noise (SSN)
● a major threat to the power integrity● occurs due to a very large amount of instantaneous P/G
current from simultaneously switching gates● mainly inductive● most significantly observed around the output pads of
the chip– large I/O buffers– clock synchronized I/O– Large inductance in package
![Page 4: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/4.jpg)
4 ICCAD’10
Power Delivery System
● three distinct peaks – ~kHz (power
regulator/board)– ~MHz (package/board)– ~100MHz
(chip/package)
● significant noise near the largest peak
● need accurate models to capture it
How to estimate SSN for a given design, and how to How to estimate SSN for a given design, and how to effectively suppress it?effectively suppress it?
Shi et al, “stochastic current prediction enabled frequency actuator for runtime resonance noise reduction”, ASPDAC’10
![Page 5: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/5.jpg)
5 ICCAD’10
Outline
Modeling
Chip Models
Package and Board Models
Design
I/O planning and placement
Decap Allocation
Layer Stacking and P/G Plane Stapling
![Page 6: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/6.jpg)
6 ICCAD’10
impossible to put detailed models of chip, package and board
together for the simulation due to the high complexity
need some simplified models that preserve only necessary
information for the simulation
but how?
Models for Chip/Package/Board
![Page 7: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/7.jpg)
7 ICCAD’10
Transistor Models
● most accurate
● require detailed info about the circuit and process
parameters, which vendors are reluctant to provide
● not all simulators are fully compatible
● slow simulation speed
● no convergence guarantee
![Page 8: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/8.jpg)
8 ICCAD’10
Current Source Model
● model the chip I/O as a time variant/invariant current source with parasitic R and C
↑
● the non-linearity of the I/O buffer is ignored => negative feedback effect is ignored
voltage drop ↓
switching current ↓
![Page 9: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/9.jpg)
9 ICCAD’10
I/O Buffer Information Specification
a universal standard for describing the buffers using data in ASCII text format
– Not really models– just behavioral data to be used by
simulators started in the early 90s to promote tool-
independent I/O models for system-level signal integrity work
IBIS 3.2 is standardized: ANSI/EIA-656-A and IEC 62014-1
IBIS 4.1 incorporates links to VHDL-AMS and Verilog-AMS
IBIS Models
Wiki: IBIS is a group of long-legged wading birds in the family Threskiornithidae
![Page 10: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/10.jpg)
10 ICCAD’10
Elements of an IBIS Model
![Page 11: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/11.jpg)
11 ICCAD’10
Pros and Cons of IBIS Models
Pros– simulate much faster than SPICE model– protect circuit and process intellectual properties– easy portability and guaranteed convergence
Cons– extrapolation required when load is out of the range (inaccurate)– model regeneration required when the package parasitics change– cannot capture the dynamic characteristics as the data relies
primarily on static characteristics
● Only good when the I/O speed is not high!
![Page 12: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/12.jpg)
12 ICCAD’10
use radial basis function (RBF) to represent the I/O dynamic behavior
– accurate– intractable for complex driver circuits with multiple ports
use spline functions with a finite time difference approximation
– include the previous time instances of the buffer output voltage/current
– cannot be extended to highly nonlinear buffers
Other Models for Chip I/O…
![Page 13: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/13.jpg)
13 ICCAD’10
Lumped/Distributed Models for Package/Board
● Lumped models– use simple geometry with a few RLC
elements (e.g. π equivalent circuit)– efficient but lack accuracy– should only be used for low
performance/speed design
● Distributed models– run parasitic extraction– huge number of RLC elements– model reduction or other simplification
techniques are needed to reduce complexity
– High computational cost
![Page 14: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/14.jpg)
14 ICCAD’10
measured by sending a single frequency signal into the network and detecting the exit waveform at each port
frequency dependent, load dependent can be obtained using a 3D full-wave EM simulator such as
HFSS or using vector network analyzer (VNA) By sweeping over a wide frequency range, they can reveal
frequency-dependent characteristics (e.g. skin effect and dielectric conductance effect)
S-Parameters 101
2221
1211
SS
SSS
![Page 15: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/15.jpg)
15 ICCAD’10
Simulation with S Parameters
● simulated directly using convolution-based methods in frequency domain
● or synthesize an RLC circuit from S-parameters in time domain– create a circuit template with a certain topology – convert the measured S parameters to Y or Z parameters– matching the Y/Z parameters of the template and the
measured Y/Z parameters to determine the element values in the template
● put some stringent requirements on S-parameters– passivity (and thus stability and causality)– but hard to satisfy while maintaining accuracy
![Page 16: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/16.jpg)
16 ICCAD’10
Importance of Co-Simulation
● A differential pair from chip to package to board
Comparison of the S11 parameter and the power supply voltage from chip, package and board co-simulation and these from separate simulation.
![Page 17: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/17.jpg)
17 ICCAD’10
Frequency model for circuit I/O
Possible Co-Simulation Flows
S parameters for package/board
Inverse Transform
IBIS model for circuit I/O
Ckt realization of S parameters
for package/board
Frequency domain
Time domain
![Page 18: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/18.jpg)
18 ICCAD’10
Outline
Modeling
Chip Models
Package and Board Models
Design
I/O planning and placement
Decap Allocation
Layer Stacking and P/G Plane Stapling
![Page 19: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/19.jpg)
19 ICCAD’10
Flip-chip designAssign pins and pads to signals and power/ground supply
I/O Planning and Placement
Xiong et al, ““constraint driven I/O planning and placement for chip-package co-design”, ASPDAC’06
![Page 20: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/20.jpg)
20 ICCAD’10
Rule #1
● separate the P/G pins and pads for analog and digital signals whenever possible
● minimize the digital noise coupled to the analog portion
![Page 21: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/21.jpg)
21 ICCAD’10
● SSN is negatively correlated to the ratio of # of P/G pads/pins to # of signal pads/pins
● insert as many P/G pads and pins as possible● total inductance ↓ (parallel connection)● the slew of the SSN v.s. # of switching I/O buffers curve ↓
Rule #2
obtained from Q3D extraction
![Page 22: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/22.jpg)
22 ICCAD’10
Decoupling Capacitor Allocation
● short power and ground planes at high frequencies to control voltage fluctuations
● discrete passive components with a given capacitance with parasitic resistance and inductance
● Determine the optimal decap allocation strategy
![Page 23: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/23.jpg)
23 ICCAD’10
Decap Allocation
● considering the congestion from signal and power routing, decaps can be inserted only at selected slots
● usually minimize the total decap cost subject to power integrity and congestion constraints
Before decap allocation After decap allocationHao et al, “Off-chip decoupling capacitor allocation for chip package co-design,” DAC’07Chen et al, “Noise-driven in-package decoupling capacitance insertion,” ISPD’06
minD cos t(Di)i
G0x(D,t) C0
dx(D,t)
dt (DiM ix(D,t) DiN i
dx(D,t)
dt)
i
Bu(t)
y(D,t) LT x(D,t)
y i(D,t)dti
U
![Page 24: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/24.jpg)
24 ICCAD’10
Layer Stacking and P/G Plane Stapling
● in high performance flip-chip package, multiple layers are typically used for P/G planes and signal routing
● Determine the number of layers and the locations of the vias to staple them
![Page 25: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/25.jpg)
25 ICCAD’10
Determine the Number of Layers
● The # of layers depends on – cost– the # of the signals to be routed– the cross-talk constraints of these signals– the #of voltage domains, which constraints
the # of power plane layers how a layer should be partitioned and shared by multiple voltage domains
● usually multiple P/G planes are used to keep the power supply noise low and to shield the signal routing layer– If affordable, shield every routing layer by alternated
power/ground planes in between
![Page 26: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/26.jpg)
26 ICCAD’10
Stapling Rules
● the resonance frequency ↑ as the number of vias ↑ ● the locations of the vias do not have a significant impact on
the resonance frequency. Instead, they change the inductance of the package.
● a centered via distribution always has a lower inductance than a uniform via distribution Always cluster P/G vias for each power domain!
centered uniformZhao et al, “Effects of power/ground via distribution on the power/ground performance of C4/BGA packages,” epep’98.
![Page 27: Modeling and Design for Beyond-the-Die Power Integrity](https://reader035.fdocuments.in/reader035/viewer/2022062323/56815554550346895dc31efd/html5/thumbnails/27.jpg)
27 ICCAD’10
Conclusions
● Power integrity has become an increasingly important design consideration for circuit designs in 45nm technology and beyond
● We have provided an overview of power-integrity driven modeling and design issues for beyond the die
● We have discussed– background of simultaneous switching noise (SSN) and its
significance to the circuit designers– various models of different accuracy and complexity for the
board, package and chip– different design techniques to suppress SSN