Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs...

35
Microelectronics Lab ELCT605 Spring 2014 Digital Lab Session #2 Dr M. Abd El Ghany Eng. Salma Hesham Faculty of IET ELCT605 Lab Session #2 Spring 2014

Transcript of Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs...

Page 1: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Microelectronics Lab ELCT605

Spring 2014

Digital Lab Session #2

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET ELCT605 Lab Session #2 Spring 2014

Page 2: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

Outline

FPGAs - Xilinx

Design Flow and Xilinx ISE

Getting Started with Xilinx

XOR Example

Writing VHDL Code Creating a Test-Bench Behavioral Simulation Synthesis and RTL Schematic Spartan3E FPGA configuration

Lab Task: 2-to-4 Decoder

ELCT605 Lab Session #2 Spring 2014

Page 3: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET ELCT605 Lab Session #2 Spring 2014

FPGA: Field Programmable Gate Array

Page 4: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET ELCT605 Lab Session #2 Spring 2014

Design Entry

Synthesis

Implementation

Simulation

View and Analysis

Design Flow Xilinx ISE 10.1

Schematic

Editor/ Verilog

File

XST

ISim

FPGA Editor

Design Flow and Xilinx ISE 10.1

Page 5: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET ELCT605 Lab Session #2 Spring 2014

Getting started with Xilinx ISE 10.1

Start Xilinx ISE from the desktop or start menu

Select File => New Project

Select a project location and project name (Hint: do not choose the Z:\ location)

Enter the Project/FPGA configuration information then press next, next, Finish.

XC3S500E-4FG320

Spartan 3E family

500 k equivalent logic gates

speed grade

-4 = standard

performance

320 pins

package type

Page 6: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET ELCT605 Lab Session #2 Spring 2014

Getting started with Xilinx ISE 10.1

Page 7: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET ELCT605 Lab Session #2 Spring 2014

Getting started with Xilinx ISE 10.1

Project name and selected

project properties.

Page 8: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET ELCT605 Lab Session #2 Spring 2014

Design Entry/ Specification

Write a VHDL code to describe a the following

circuit for the XOR gate

X=A B

A

B

Page 9: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET ELCT605 Lab Session #2 Spring 2014

1. Create a New Source

Page 10: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET ELCT605 Lab Session #2 Spring 2014

1. Create a New Source

Page 11: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET ELCT605 Lab Session #2 Spring 2014

2. Specify the Inputs and Outputs

The New Source Wizard Summary window will be displayed. Click Finish.

Page 12: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

3. Writing the VHDL Code

ELCT605 Lab Session #2 Spring 2014

Page 13: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

3. Writing the VHDL Code

ELCT605 Lab Session #2 Spring 2014

Page 14: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

4. Check Code Syntax

ELCT605 Lab Session #2 Spring 2014

Page 15: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

5.Create TestBench for Functional Simulation

Simulation has the aim of checking the functionality of the written VHDL code describing the required 2x4 decoder circuit.

To check whether the code performs the required function or not, input values are entered and the output of the simulation is checked out.

Entering the input values is done by means of a test Bench code or test bench waveform

ELCT605 Lab Session #2 Spring 2014

Page 16: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

5.Create TestBench for Functional Simulation

ELCT605 Lab Session #2 Spring 2014

Page 17: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

5.Create TestBench for Functional Simulation

ELCT605 Lab Session #2 Spring 2014

Page 18: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

5.Create TestBench for Functional Simulation

ELCT605 Lab Session #2 Spring 2014

Page 19: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

6. Entering Input Values

Save

ELCT605 Lab Session #2 Spring 2014

Page 20: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

7. Behavioral Simulation

ELCT605 Lab Session #2 Spring 2014

Page 21: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

8. Simulation Results

Reminder: Now we should check if the output is the same as we expect for each input case.

ELCT605 Lab Session #2 Spring 2014

Page 22: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

9. Synthesize to Get the Implemented Circuit

ELCT605 Lab Session #2 Spring 2014

Page 23: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

10. View RTL Schematic

ELCT605 Lab Session #2 Spring 2014

Page 24: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

11. Allocate inputs and outputs on FPGA

ELCT605 Lab Session #2 Spring 2014

Page 25: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

11. Allocate inputs and outputs on FPGA

Save

ELCT605 Lab Session #2 Spring 2014

Page 26: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

12. Implement Design and Configure Target Device

ELCT605 Lab Session #2 Spring 2014

Page 27: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

12. Implement Design and Configure Target Device

ELCT605 Lab Session #2 Spring 2014

Page 28: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

12. Implement Design and Configure Target Device

ELCT605 Lab Session #2 Spring 2014

Page 29: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

12. Implement Design and Configure Target Device

ELCT605 Lab Session #2 Spring 2014

Page 30: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

12. Implement Design and Configure Target Device

ELCT605 Lab Session #2 Spring 2014

Page 31: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

12. Implement Design and Configure Target Device

ELCT605 Lab Session #2 Spring 2014

Page 32: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

13. Program the FPGA

ELCT605 Lab Session #2 Spring 2014

Page 33: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

13. Program the FPGA

ELCT605 Lab Session #2 Spring 2014

Page 34: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

Lab Task

Write the VHDL code which describes a 2-

to-4 decoder with enable.

Test your code using Test-bench waveform and

show the Simulation results.

Download the decoder VHDL code on the

Spartan3E FPGA and verify its functionality

using input switches and output LEDs

ELCT605 Lab Session #2 Spring 2014

Page 35: Microelectronics Lab ELCT605 Spring 2014 Digital Lab ... · Write a 2-3 pages report about FPGAs discussing the following aspects: FPGA structure FPGA vendors and history FPGA usage

Dr M. Abd El Ghany

Eng. Salma Hesham

Faculty of IET

Lab Assignment

Write a 2-3 pages report about FPGAs discussing the following aspects:

FPGA structure

FPGA vendors and history

FPGA usage and applications

FPGAs versus ASICs designs

ELCT605 Lab Session #2 Spring 2014


Microelectronics Lab ELCT605 Spring 2018 Digital Lab

Microelectronics Lab ELCT605 Spring 2018 Digital Lab

Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files HDL files FPGA bitmap FPGA bitmap C language software.

Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files HDL files FPGA bitmap FPGA bitmap C language software.

Microelectronics Lab ELCT605 - GUCeee.guc.edu.eg/Courses/Electronics/ELCT604 Electronic Circuits/Ana… · Microelectronics Lab ELCT605 Analog Lab Session #1 ELCT 605 Spring 2013

Microelectronics Lab ELCT605 - GUCeee.guc.edu.eg/Courses/Electronics/ELCT604 Electronic Circuits/Ana… · Microelectronics Lab ELCT605 Analog Lab Session #1 ELCT 605 Spring 2013

SOC FPGA Design Lab Discussion 5 SDR Lab Continued: DSP Blocks (Part I)

SOC FPGA Design Lab Discussion 5 SDR Lab Continued: DSP Blocks (Part I)

FPGA Lab 4 Handout

FPGA Lab 4 Handout

Lab 4 An FPGA Based Digital System Design ReadMeFirst · Lab 4 – An FPGA Based Digital System Design ReadMeFirst Lab Summary This Lab introduces a number of Matlab functions used

Lab 4 An FPGA Based Digital System Design ReadMeFirst · Lab 4 – An FPGA Based Digital System Design ReadMeFirst Lab Summary This Lab introduces a number of Matlab functions used

Impulse Embedded Compile Processing Video Lab · Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files FPGA bitmap C language software

Impulse Embedded Compile Processing Video Lab · Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files FPGA bitmap C language software

Fpga Lab Manual_student

Fpga Lab Manual_student

EECS 151/251A FPGA Lab Lab 6: FIFOs, UART Piano

EECS 151/251A FPGA Lab Lab 6: FIFOs, UART Piano

ECE 448: Lab 5 DSP and FPGA Embedded Resources (Signal Filtering and Display)

ECE 448: Lab 5 DSP and FPGA Embedded Resources (Signal Filtering and Display)

Remote FPGA Lab For ZYNQ and Virtex-7 Kits

Remote FPGA Lab For ZYNQ and Virtex-7 Kits

Fpga Lab Reports 1-8 2

Fpga Lab Reports 1-8 2

HDL, RTL and FPGA: Lab 1 - Silicon Russia · HDL, RTL and FPGA: Lab 1 Your first step in designing digital hardware H R F Yuri Panchul, Senior Hardware Design Engineer, MIPS Lecture

HDL, RTL and FPGA: Lab 1 - Silicon Russia · HDL, RTL and FPGA: Lab 1 Your first step in designing digital hardware H R F Yuri Panchul, Senior Hardware Design Engineer, MIPS Lecture

Lab 6: FPGA Parallel Processing Techniques FIR Filter Design

Lab 6: FPGA Parallel Processing Techniques FIR Filter Design

Advanced FPGA Design - ASICentrum · 2008 as an Application Engineer supporting Mentor’s range of ... Simulation HDL Coding FPGA ... Small FPGA teams are more effective in the lab

Advanced FPGA Design - ASICentrum · 2008 as an Application Engineer supporting Mentor’s range of ... Simulation HDL Coding FPGA ... Small FPGA teams are more effective in the lab

System-on-Chip FPGA Design Lab 525.742 Doug Wenstrand Joseph Haber.

System-on-Chip FPGA Design Lab 525.742 Doug Wenstrand Joseph Haber.

Lab Report Fpga

Lab Report Fpga

Programming Combinational Logic on Basys FPGA Boardstan/courses/ee120a/ee120a_10fall/labs/Lab_3_programming...Lab 3 “Programming Combinational Logic on Basys FPGA Board” Manual

Programming Combinational Logic on Basys FPGA Boardstan/courses/ee120a/ee120a_10fall/labs/Lab_3_programming...Lab 3 “Programming Combinational Logic on Basys FPGA Board” Manual

Compiler & Microarchitecture Lab Support of Cross Calls between Microprocessor and FPGA in CPU-FPGA Coupling Architecture G. NguyenThiHuong and Seon Wook.

Compiler & Microarchitecture Lab Support of Cross Calls between Microprocessor and FPGA in CPU-FPGA Coupling Architecture G. NguyenThiHuong and Seon Wook.

Fpga Dsp Lab

Fpga Dsp Lab