Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

17
Memory RAM Joe Liuzzo Nicholas Ward

TAGS:

Transcript of Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Page 1: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

MemoryRAMJoe Liuzzo

Nicholas Ward

Page 2: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

History

Williams Tube

DRAM

ROM

Page 3: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Previous Types of RAM

DRAMSRAMAsynchronous vs SynchronousSingle Data SDRAM (SD SDRAM)

Page 4: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Main Types of Memory

DDRDDR2

◦Improvements in memory bandwidth, clock rates, and voltages

DDR3◦Increase in clock rates and decrease in voltages

However, only a 2%-5% increase in performanceRDRAM

Page 5: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Memory Package Types

SIMM

DIMM

RIMM

SO-DIMM

Page 6: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Characteristics

PackagingCapacityFrequencyCAS latencyError CorrectionBufferedSingle/Double-SidedSingle vs Dual vs Triple Channel

Page 7: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Popular Brands for DDR3 RAMCorsairSamsungMicronCrucialKingston

Page 8: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Corsair Ram

https://www.youtube.com/watch?v=zWcISPoU8AE
Page 9: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.
Page 10: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.
Page 11: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Memory Testing

Page 12: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Passmark Software Memory Benchmarks

Page 13: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.
Page 14: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

What are the RAM types?

Page 15: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

What are the packaging types?

Page 16: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Select the fastest and highest capacity memory configuration:◦A. 2 Gb DDR2 1066 MHz◦B. 2x1 Gb DDR3 2400 MHz◦C. 4x512 Mb DDR 400 MHz◦D. 2 Gb DDR3 1600 MHz

Page 17: Memory RAM Joe Liuzzo Nicholas Ward. History Williams Tube DRAM ROM.

Sources:Testout.comWccftech.comTomshardware.com


Memory Objectives In this chapter, you will: -Learn the differences between the three key types of physical memory: ROM, DRAM and SRAM. -Be able to identify.

Memory Objectives In this chapter, you will: -Learn the differences between the three key types of physical memory: ROM, DRAM and SRAM. -Be able to identify.

Lecture05 Dram

Lecture05 Dram

Mis wed 0945 joy liuzzo

Mis wed 0945 joy liuzzo

Gather-Scatter DRAM: In-DRAM Address ranslationT …omutlu/pub/GSDRAM-gather...Gather-Scatter DRAM: In-DRAM Address ranslationT to Improve the Spatial Locality of Non-unit Strided

Gather-Scatter DRAM: In-DRAM Address ranslationT …omutlu/pub/GSDRAM-gather...Gather-Scatter DRAM: In-DRAM Address ranslationT to Improve the Spatial Locality of Non-unit Strided

Kenneth R. Laker, University of Semiconductor Memory ...ese570/spring2017/handouts/lec20_6up.pdf" ROM Memories " RAM Memory " Architecture " Memory core " SRAM " DRAM " Periphery (time

Kenneth R. Laker, University of Semiconductor Memory ...ese570/spring2017/handouts/lec20_6up.pdf" ROM Memories " RAM Memory " Architecture " Memory core " SRAM " DRAM " Periphery (time

LIUZZO - Chapter 1 - Financial Distress Final (rev 10-30-2020)

LIUZZO - Chapter 1 - Financial Distress Final (rev 10-30-2020)

Bringing Green Infrastructure to Viola Liuzzo Park in 2016 Viola Liuzzo Park...Street in northwest Detroit, to the memory of Viola Liuzzo—a Detroit civil rights activist murdered

Bringing Green Infrastructure to Viola Liuzzo Park in 2016 Viola Liuzzo Park...Street in northwest Detroit, to the memory of Viola Liuzzo—a Detroit civil rights activist murdered

HY425 Lecture 15: DRAM Technology - University of Cretehy425/2012f/lectures/lecture15...DRAM basics Advanced DRAM technology Virtual memory HY425 Lecture 15: DRAM Technology Dimitrios

HY425 Lecture 15: DRAM Technology - University of Cretehy425/2012f/lectures/lecture15...DRAM basics Advanced DRAM technology Virtual memory HY425 Lecture 15: DRAM Technology Dimitrios

Gather-Scatter DRAM - Carnegie Mellon Universityusers.ece.cmu.edu/~omutlu/pub/GSDRAM-gather-scatter-dram... · 2015. 12. 30. · Gather-Scatter DRAM In-DRAM Address Translation to

Gather-Scatter DRAM - Carnegie Mellon Universityusers.ece.cmu.edu/~omutlu/pub/GSDRAM-gather-scatter-dram... · 2015. 12. 30. · Gather-Scatter DRAM In-DRAM Address Translation to

1 Multi-Core Systems CORE 0CORE 1CORE 2CORE 3 L2 CACHE L2 CACHE L2 CACHE L2 CACHE DRAM MEMORY CONTROLLER DRAM Bank 0 DRAM Bank 1 DRAM Bank 2 DRAM Bank.

1 Multi-Core Systems CORE 0CORE 1CORE 2CORE 3 L2 CACHE L2 CACHE L2 CACHE L2 CACHE DRAM MEMORY CONTROLLER DRAM Bank 0 DRAM Bank 1 DRAM Bank 2 DRAM Bank.

DRAM Memory Controllerscs7810/pres/dram-cs7810-mem-ctlr-x2.pdf · DRAM Memory Controllers Reference: “Memory Systems: Cache, DRAM, Disk Bruce Jacob, Spencer Ng, & David Wang Today’s

DRAM Memory Controllerscs7810/pres/dram-cs7810-mem-ctlr-x2.pdf · DRAM Memory Controllers Reference: “Memory Systems: Cache, DRAM, Disk Bruce Jacob, Spencer Ng, & David Wang Today’s

Scalable Many-Core Memory Systems Lecture 1, Topic 1: DRAM ...users.ece.cmu.edu/.../onur-ACACES2013-Lecture1-dram... · Solution 1: Tolerate DRAM ! Overcome DRAM shortcomings with

Scalable Many-Core Memory Systems Lecture 1, Topic 1: DRAM ...users.ece.cmu.edu/.../onur-ACACES2013-Lecture1-dram... · Solution 1: Tolerate DRAM ! Overcome DRAM shortcomings with

Solar-DRAM: Reducing DRAM Access Latency by Exploiting …...reads to DRAM cache lines containing “weak” or “strong” cells, and 2) writes to all of DRAM. We evaluate Solar-DRAM

Solar-DRAM: Reducing DRAM Access Latency by Exploiting …...reads to DRAM cache lines containing “weak” or “strong” cells, and 2) writes to all of DRAM. We evaluate Solar-DRAM

DRAM Disturbance Errors - Carnegie Mellon Universityomutlu/pub/dram-row... · DRAM Disturbance Errors. DRAM Chip Row of Cells Row Row Row Row Wordline VV LOWHIGH Victim Row Victim

DRAM Disturbance Errors - Carnegie Mellon Universityomutlu/pub/dram-row... · DRAM Disturbance Errors. DRAM Chip Row of Cells Row Row Row Row Wordline VV LOWHIGH Victim Row Victim

Conversión del software de sistema del IOS de …...DRAM, ROM del inicio, bootflash, y requisitos de la placa de PC (PCMCIA) DRAM y motor 1A, 2, 720, y 32 de los requerimientos para

Conversión del software de sistema del IOS de …...DRAM, ROM del inicio, bootflash, y requisitos de la placa de PC (PCMCIA) DRAM y motor 1A, 2, 720, y 32 de los requerimientos para

VIOLA LIUZZO MURDER 1 - The Vault

VIOLA LIUZZO MURDER 1 - The Vault

VIOLA LIUZZO MURDER - The Vault

VIOLA LIUZZO MURDER - The Vault

memoria Dram

memoria Dram

DRAM Refresh

DRAM Refresh

DRAM - Mouser

DRAM - Mouser