George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

ME 4447/6405

Microprocessor Control of Manufacturing Systemsand

Introduction to Mechatronics

Instructor: Professor Charles Ume

LECTURE 5

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

RAM – Random Access Memory“Volatile” – loses contents after power off

ROM – Read Only Memory• “non-Volatile” • Contents must be programmed at the factory

EPROM – Electrically Programmable Read Only Memory• “non-Volatile”• Electrically programmable• May be erasable with ultraviolet light if manufacturer included window in

chip package• Still considered Read Only Memory during normal program execution

EEPROM – Electrically Erasable Programmable Read Only Memory• “non-Volatile”• Electrically programmable and erasable (Note:Sometimes higher voltage than

microcontroller voltage may be required)• Slower to write to than RAM so still considered Read Only Memory during

normal program execution

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Product Designations found in literature is shown below:

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Product Family Members as of 3/2008

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

MC9S12C-Familypackage options:•48-pin Low-profile Quad Flat Package (LQFP) •52-pin Low-profile Quad Flat Package •80-pin quad flat package (QFP) (Shown)

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405 MC9S12C-Family Block Diagram shows available subsystems

Figure1-1. MC9S12C-FamilyBlock Diagram

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Figure 6. Register and Control Bit Assignments (Programming Reference)

.

.

.

Excerpt of Detailed Register Map (Device User Guide)

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

.

.

.

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Excerpt of Detailed Register Map (Device User Guide)

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Hardware Mode Selection Summary (Reference Manual)

MODA, MODB, & MODC may be writable in software after startup, see Reference

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

In Single Chip mode, Ports A, B and E available as general purpose input/output pins

In Narrow Expanded Mode, Ports A and B form 16-bit Address and 8-bit Data bus, Port E provides control signals for external devices

In Wide Expanded mode, Ports A and B form 16-bit Address and 16-bit Data bus, Port E provides control signals for external devices

Hardware Mode External Connections

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Note: Map depends on state of ROMON and ROMHM bits

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Axiom CML-12C32 Evaluation Board

MC9S12C32 Solderless Breadboard

Serial Port

External SRAM

AddressDemultiplexer

Power Jack

MCU PortReset

Oscillator

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Default Configuration:MODC = 1MODA = MODB = 0 Single Chip Mode

MODA and MODB may be changed in software to permit use of Expanded Wide mode once after each reset

Internal Flash Memory is available only if ROMON is enabled•At the rising edge of Reset, the state of pin PP[6]/KWP[6]/ROMCTL is latched to the ROMON bit.•ROMCTL = 1 ROMON Enabled, Flash memory available•ROMCTL = 0 ROMON Disable, Flash memory unavailable

For operation in this class, ROMON will be Enabled, so do not pull PP[6] low on Reset!

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Axiom CML-C32Single chip modeROMON EnabledMON12 not in use

MODA = 0MODB = 0

Internal User RAM available:$0800-$0FFF

User can put a program in Internal Flash$8000-$FEFF

• Ports A and B available for use

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Axiom CML-C32Single chip modeROMON EnabledMON12 in use

MODA = 0MODB = 0

Internal User RAM available:$0800-$0DFF

User can put a program in Internal Flash $8000-$B7FF and Internal RAM

• Ports A and B available for use

MON12 is located here

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Axiom CML-C32Expanded Wide modeROMON EnabledMON12 not in use

(CodeWarrior)MODA = 1MODB = 1

Internal User RAM available:$0800-$0FFFExternal User RAM available:$0400-$07FF$1000-$7FFFUser can put a program in Internal Flash $8000-$FEFF

• Ports A and B NOT available for use

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405Axiom CML-C32Expanded Wide modeROMON EnabledMON12 in use

MODA = 1MODB = 1Internal User RAM available:$0800-$0DFFMon12 RAM Interrupt Vector:$0F8A – 0FFFMonitor Utility Jump Table: $FF10-$FF67External User RAM available:$0400-$07FF$1000-$7FFFUser can put a program in Internal Flash $8000-$B7FF and RAM

• Ports A and B NOT available for use

MON12 is located hereMON12 is located here

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Interrupt Vector TableMon12 NOT in use

Standard S12C32 Interrupt Jump Table

Each vector is 2 bytes. User stores address of interrupt service routine in appropriate vector

0x is same as $: It is used when writing program in C

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Interrupt Vector TableMon12 NOT in use

Standard S12C32 Interrupt Jump Table

Each vector is 2 bytes. User stores address of interrupt service routine in appropriate vector

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Standard S12C32 Interrupt Jump Table (MON12 not in use)

The user can put the starting address of his/her subroutineDirectly in the vector field of the interrupt he/she wants toUse.

Example: If the user wants to use the IRQ interrupt, he/shecan put the starting address of his/her subroutine directly invector fields $FFF2 and $FFF3

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405Interrupt Vector TableMON12 in use

Standard S12C32 Interrupt Vector Jump Table is not available with MON12

MON12 supplies alternate Interrupt Jump Table

User’s interrupt service routine must be stored in $4000-$7FFF

Monitor Interrupt Vector Table (CML-C32 User’s Guide)

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405Interrupt Vector TableMON12 in use

Standard S12C32 Interrupt Vector Jump Table is not available with MON12

MON12 supplies alternate Interrupt Jump Table

User’s interrupt service routine must be stored in $4000-$7FFF if Autostart is to be used

Monitor Interrupt Vector Table (CML-C32 User’s Guide)

To use the vector table, the user again writes the address of the interrupt service routine to the location given in the table. For example, to use the IRQ interrupt to call an interrupt service routine located at address ISR_ADDR, the user writes the following code: MOVW #$0800, $0FF2 OR MOVW #ISR_ADDR,$0FF2

LDD #$0800STD $0FF2

During initialization MON12 writes $0000 to all vectors in the Monitor Interrupt vector Table to cause any unscheduled interrupt to cause a trap. Any nonzero value will cause the S12C32 to jump to the interrupt service routine located at that value.

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

Relationship Between Standard S12C32 Interrupt Vectors and MON12 Interrupt Table Vectors

When MON12 is in use, it configures the standard interrupt vector table and the user may not override these values. MON12 allocates memory for the Monitor Interrupt Table, located from $0F8A - $0FFF. During initialization, MON12 clears the contents of the Monitor Interrupt Table. If an interrupt occurs and the corresponding vector contains $0000, MON12 perceives this as an error and restarts the monitor program, ending execution of user code.

MON12 uses some interrupts to accomplish its tasks, hence uses those vector addresses. In addition, the standard interrupt table is located in Flash EEPROM and cannot be written to using MON12. When writing programs in C, a BDM cable is used to program the HCS12 and the standard interrupt table is used.

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405

COMMAND Description

BF <StartAddress> <EndAddress> <Data> Block Fill Memory with Data

BR [<Address>]…. Display/Set Breakpoint

CALL [<Address>] Execute Subroutine

G [<Address>] Begin/continue execution of user program

HELP Display Monitor Commands

LOAD [P] Load S-Records into memory, P = Paged S2

MD <StartAddress> [<EndAddress>] Memory Display Bytes

MM [<Address>] Memory Modify Bytes (8 bit values)

MW [<Address>] Memory Modify Words (16 bit values)

MOVE <StartAddress> <EndAddress> [<DestAddress>] Move a block of memory

RD Display all CPU registers

OFFSET – [arg] Offset for download

Proceed Proceed / Continue from Breakpoint

RM [p,y,x,a,b,c,s] Modify CPU Register Contents

STOPAT <Address> Trace until address

T [<count>] Trace <count> Instructions

Mon12 Commands

George W. Woodruff School of Mechanical Engineering, Georgia TechGeorge W. Woodruff School of Mechanical Engineering, Georgia Tech

ME4447/6405ME4447/6405Several subroutines from Mon12 exist that are available for performing I/O tasks. Utility subroutines available to the user are as follows: