Lg Pu82c Chassis 60pg60f-Ua

PLASMA TVSERVICE MANUAL

CAUTIONBEFORE SERVICING THE CHASSIS,READ THE SAFETY PRECAUTIONS IN THIS MANUAL.

CHASSIS : PU82C

MODEL : 60PG60 60PG60F-UA

CANADA : http//biz.lgservice.comUSA : http//www.lgservice.com

: http//biz.lgservice.com

Internal Use Only

CHVOLMENUINPUT ENTER

- 2 -Copyright©2008 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

SAFETY PRECAUTIONS

Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in theSchematic Diagram and Replacement Parts List. It is essential that these special safety parts should be replaced with the same components as recommended in this manual to preventX-RADIATION, Shock, Fire, or other Hazards. Do not modify the original design without permission of manufacturer.

General Guidance

An lsolation Transformer should always be used during theservicing of a receiver whose chassis is not isolated from the ACpower line. Use a transformer of adequate power rating as thisprotects the technician from accidents resulting in personal injuryfrom electrical shocks.

It will also protect the receiver and it's components from beingdamaged by accidental shorts of the circuitary that may beinadvertently introduced during the service operation.

If any fuse (or Fusible Resistor) in this monitor is blown, replace itwith the same specified type.

When replacing a high wattage resistor (Oxide Metal Film Resistor,over 1W), keep the resistor 10mm away from PCB.

Keep wires away from high voltage or high temperature parts.

Leakage Current Cold Check(Antenna Cold Check)With the instrument AC plug removed from AC source, connect anelectrical jumper across the two AC plug prongs. Place the ACswitch in the on positioin, connect one lead of ohm-meter to the ACplug prongs tied together and touch other ohm-meter lead in turn toeach exposed metallic parts such as antenna terminals, phonejacks, etc. If the exposed metallic part has a return path to the chassis, themeasured resistance should be between 1MΩ and 5.2MΩ. When the exposed metal has no return path to the chassis thereading must be infinite.An other abnormality exists that must be corrected before thereceiver is returned to the customer.

Leakage Current Hot Check (See below Figure) Plug the AC cord directly into the AC outlet.Do not use a line Isolation Transformer during this check. Connect 1.5K/10watt resistor in parallel with a 0.15uF capacitorbetween a known good earth ground (Water Pipe, Conduit, etc.)and the exposed metallic parts.Measure the AC voltage across the resistor using AC voltmeterwith 1000 ohms/volt or more sensitivity.Reverse plug the AC cord into the AC outlet and repeat AC voltagemeasurements for each esposed metallic part. Any voltagemeasured must not exceed 0.75 volt RMS which is corresponds to0.5mA.In case any measurement is out of the limits sepcified, there ispossibility of shock hazard and the set must be checked andrepaired before it is returned to the customer.

Leakage Current Hot Check circuit

CANADA: LG Electronics Canada, Inc. 550 MathesonBoulevard East Mississauga, Ontario L4Z 4G3

USA : LG Customer Interactive CenterP.O.Box 240007, 201 James Record Road Huntsville,AL 35824Digital TV Hotline 1-800-243-0000

1.5 Kohm/10W

To Instrument'sexposed METALLIC PARTS

Good Earth Groundsuch as WATER PIPE,CONDUIT etc.

AC Volt-meter

IMPORTANT SAFETY NOTICE

0.15uF



SPECIFICATIONS.................................................................4

ADJUSTMENT INSTRUCTIONS ..........................................5

TROUBLE SHOOTING GUIDE...........................................11

BLOCK DIAGRAM...............................................................16

EXPLODED VIEW...............................................................24

EXPLODED VIEW PARTS LIST .........................................25

SCHEMATIC DIAGRAM..........................................................

PRINTED CIRCUIT BOARDS.................................................

TABLE OF CONTENTS



The specifications shown above may be changed without prior notice for quality improvement.

MODELS

AC100-240V ~ 50/60HzNTSC-M, ATSC, 64 & 256 QAM

VHF 2-13, UHF 14-69, CATV 1-135, DTV 2-69, CADTV 1-13575 ohm

32 ~ 104°F (0 ~ 40°C)Less than 80%

-4 ~ 140°F (-20 ~ 60°C)Less than 85%

Dimensions(Width x Height x Depth)

Weight

Power requirementTelevision SystemProgram CoverageExternal AntennaImpedance

Environment condition

With stand

Without stand

With standWithout stand

Operating TemperatureOperating Humidity

Storage TemperatureStorage Humidity

42PG60(42PG60-UA)

50PG60(50PG60F-UA)

60PG60(60PG60F-UA)

41.1 x 28.9 x 12.1 inches1044.4 x 735.4 x 308.0 mm41.1 x 26.7 x 3.1 inches1044.4 x 680.6 x 79.6 mm

61.7 pounds / 28.0 kg55.1 pounds / 25.0 kg

48.6 x 33.4x 14.3 inches1235.6 x 849.3 x 364.1 mm48.6 x 31.2 x 3.1 inches1235.6 x 792.8 x 79.6 mm


57.2 x 38.7x 16.2 inches1455.0 x 985.0 x 414.0 mm57.2 x 36.4 x 3.3 inches1455.0 x 924.8 x 84.1 mm


SPECIFICATIONS



ADJUSTMENT INSTRUCTIONS

1. Application RangeThis spec sheet is applied all of the PDP TV, PU82C chassis.

2. Specification(1) Because this is not a hot chassis, it is not necessary to use

an isolation transformer. However, the use of isolationtransformer will help protect test equipment.

(2) Adjustments must be done in the correct order.(3) The adjustments must be performed in the circumstance of

25±5°C of temperature and 65±10% of relative humidity ifthere is no specific designation.

(4) The input voltage of the receiver be must kept 220V, 60Hzwhen adjusting.

(5) The receiver must be operational for about 15 minutesprior to the adjustments.

1) After receiving 100% white pattern, the receiver must beoperated prior to adjustment. (Or 8. Test Patterncondition in EZ - Adjust)

2) Enter into White Pattern - Press POWER ON Key on the Service Remote

Control (S R/C)- Enter the Ez - Adjust by pressing ADJ Key on the

Service Remote Control (S R/C).- Select 10. Test Pattern using the CH +/- Key and

select the White by pressing the direction Key. Display the 100% Full White Pattern.

[ Set is activated HEAT-RUN without signal generator inthis mode.

O HEAT RUNPreliminary action is applied to the test for afterimagedischarge detection, and 100% FULL WHITE PATTERNmust be operated automatically.

O Test for afterimage discharge detection1) Pressing Power On key

- Only operating by pressing Power On key

2) Full Test Pattern(2 min 30sec) --> Full BlackPattern(30sec) --> Full White Pattern(maintenance)- Full White Pattern when the main power is turned on

again after being turned off

3) Pattern Mode is deselected by pressing CH +/-, Exit Key.

[ Set is activated HEAT-RUN without signal generator in thismode.

If you turn on a still screen more than 20 minutes (EspeciallyDigital pattern(13 CH), Cross Hatch Pattern), an afterimagemay occur in the black level part of the screen.

Test Pattern 2min 30sec

Test Pattern 30sec




3. PSU(Power Supply Unit) Voltage Adjustment (Va, Vs Voltage Adjustment)

Adjust the voltages Va and Vs supplied from the PSU to themodule within the specified range of each module to supplythe stable power

3-1. Test Equipment (1) D.M.M 1EA(2) Voltage adjustment bar

3-2. Adjustment(60”)

(1) Va Voltage Adjustment 1) Connect + terminal of D.M.M to Va pin of P812 and

connect – terminal to GND pin of P812.2) Adjust VR901 voltage to match that of the label on the

Top/Right of the panel. (Deviation : ±0.5V)

(2) Vs Voltage Adjustment 1) Connect + terminal of D.M.M to Vs pin of P812 and



3-3. Adjustment (50”)

(1) Va Adjustment1) Connect + terminal of D.M.M to Va pin of P12 and



(2) Vs Adjustment1) Connect + terminal of D.M.M to Vs pin of P12 and



3-4. Adjustment(42”)

(1) Va Voltage Adjustment 1) Connect + terminal of D.M.M to Va pin of P812 and



(2) Vs Voltage Adjustment 1) Connect + terminal of D.M.M to Vs pin of P812 and



Each PCB assembly must be checked by check JIG set.(Because power PCB Assembly damages to PDP Module,especially be careful)

Connection Diagram of Power Adjustment for Measuring(Power Board): 60”

Connection Diagram of Power Adjustment for Measuring(Power Board): 50”

Connection Diagram of Power Adjustment for Measuring(Power Board): 42”(EAY32808901)




4. Component 480i/1080p RGB 1080p Adjustment

Component 480i/1080p RGB 1080p adjustment to set theblack level and the Gain to optimum.

4-1. Test Equipment (1) Service R/C(2) 801GF(802B, 802F, 802R) or MSPG925FA Pattern

Generator (480i/1080p The Horizontal 100% Color BarPattern adjust to within 0.7±0.1Vp-p)

[ Because the above pattern can differ by the model andpattern for each device, you must check the pattern first.

4-2. ADC 480i Component1 Adjustment(1) Check the connection Component1 to the Test Equipment.

(MSPG-925FA => Model: 209, Pattern: 65)

(2) Select Component1 as the input with 100% HorizontalColor Bar Pattern(HozTV31Bar) in 480i Mode and select‘Normal’ in screen.

(3) After receiving signal for at least 1 second, press the ADJKey on the Service R/C to enter the ‘Ez - Adjust’ and selectthe ‘3. ADC 480i Comp1’.Pressing the Enter Key to adjust automatically.

(4) When the adjustment is over, 'ADC Component1 Success’is displayed.

(5) If the adjustment has errors, 'ADC Component1 480i Fail’is displayed. And error massage( ‘Component1 NotConnected’ or ‘Not Valid Format’ or ‘Check Signal Status’)is displayed for 1 second.

4-3. ADC 1080p Component1/RGB Adjustment

(1) Check the connection Component1, RGB to the TestEquipment (MSPG-925FA => Model: 225, Pattern: 65)

(2) Select Component1 as the input with 100% HorizontalColor Bar Pattern(HozTV31Bar) in 1080p Mode and select‘Normal’ in screen.

(3) After receiving signal for at least 1 second, press the ADJKey on the Service R/C to enter the ‘Ez - Adjust’ and selectthe ‘4. ADC 1080p Comp1/RGB’.Pressing the Enter Key to adjust automatically component1.

(4) When the adjustment is over, 'ADC Component1 Success’is displayed. If the adjustment has errors, 'ADCComponent1 1080p Fail’ is displayed.

(5) After the Component1 adjustment is over, convert theRGB-DTV Mode and start RGB adjustment. When the adjustment is over, 'ADC RGB 1080P Success’is displayed.

(6) Readjust after confirming the case Pattern or adjustmentcondition where the adjustment errors. Error massage is ‘Component1 Not Connected’ or ‘NotValid Format’ or ‘Check Signal Status’.

(7) After adjustment is complete, exit the adjustment mode bypressing the ADJ KEY.

5. EDID(The Extended Display Identification Data)/DDC(Display Data Channel) Download

It is the feature to implement the “Plug and Play” whichautomatically reconfigures the user’sl environment to directlyuse by exchanging information without any command directlyto the PC or the monitor by the user, which is established bythe VESA

5-1. HDMI EDID Data Input

(1) Required Test Equipment1) PC, Jig for adjusting DDC. (PC serial to D-sub

Connection equipment)2) S/W for writing DDC(EDID data write & read)3) D-Sub cable4) Jig for HDMI Cable connection

(2) Preparation for Adjustments & Setting of Device

1) Set devices as below and turn on the PC and JIG.2) Open S/W for writing DDC (EDID data write & read).

(operated in DOS mode)

<Fig. 1> Adjustment Pattern: 480i/1080p 60Hz Pattern

LCD TV SET(or Digital Board)




5-2. EDID DATA for PU82C: EDID for HDMI-1 (DDC (Display Data Channel) Data)

EDID table =

: EDID for HDMI-2 (DDC (Display Data Channel) Data)EDID table =

: EDID for HDMI-3 (DDC (Display Data Channel) Data)EDID table =

: EDID DATA for RGBEDID table =




6. Adjustment of White Balance

6-1. Required Test Equipment(1) Color Analyzer : CA-210 (CH 10), CA-100(CH-10), CA-

100+(CH-10)=> To adjust color temperature of Plasma, CS-1000 is the

Color Analyzer and should be set to use CH 10 in whichwhite, red, green, and blue color are corrected. Conductthe adjustment according to the coordinates for WhiteBalance adjustment in the table below.

(2) Computer for adjusting (necessary for the automaticadjustment, possible to communicate with the RS-232C,Baud Rate : 115200)

(3) Video Signal Generator MSPG-925F 720p, 216Gray(Model :217, Pattern 78)

[ Requirements for Automatic Adjustment(1) The illuminance of surroundings

10 lux or less; preventing light in surroundings as much aspossible

(2) The location of the Probe1) For PDP: place the color analyzer (CA-100, CA-100+)

close to the surface of a module and start theadjustment.

2) For LCD: place the color analyzer (CA-210) close to thesurface of a module within 10 cm and keep the probe ofthe color analyzer at 80° to 100° angle from the surfaceof a module.

6-2. Connection Diagram of Equipment for Measuring (Automatic Adjustment)

6-3. White Balance Adjustment MethodBasically it uses the internal pattern but when internal patternis not possible, you can select HDMI input for adjustment.Through the option at the most bottom part of the Ez AdjustMenu 7.White Balance menu, you can select NONE, INNERand HDMI, and the default is set to INNER. When theadjustment cannot be done with the internal pattern, you canselect HDMI input for adjustment.

For manual adjustment, press the ADJ KEY of the adjustmentR/C to enter Ez Adjust 7.White-Balance, and the pattern isautomatically displayed. (When you set the Option to INNER,the default is always set to INNER)

(1) Connect the set according to the internal pattern or HDMIinput in accordance with measuring device connectiondiagram.

(2) Set the Baud Rate of RS-232C to 115200. It is set to115200 as default.

(3) Connect the RS-232C Cable to the set.(4) Connect the HDMI Cable to the set. (Limited to the set with

HDMI option)(5) Select and adjust the model applicable to PU82C chassis

from the adjuster.

[RS-232C command used for the automatic adjustment]

Ô Wb 00 00-----white balance Automatic Adjustment Start Ô Wb 00 10-----Gain Adjustment start (Internal pattern)Ô Ja 00 ff------Adjustment Data

(internal pattern)

Connection Diagram for Internal Pattern

Connection Diagram for HDMI Input

wb

wb

wb

wb

wb

wb

00

00

00

00

00

00

00

10

1f

20

2f

ff

White Balance Adjustment Start

Gain Adjustment Start(Internal white pattern)

Gain Adjustment End

Offset Adjustment Start(Internal white pattern)

Offset Adjustment End

White Balance Adjustment End

(Disappear Internal pattern)

RS-232C COMMAND

[CMD ID DATA]

Meaning




Ô Jb 00 c0Ô ...Ô Wb 00 1f-----Gain Adjustment EndÔ *(wb 00 20(Start), wb 00 2f(End))----- When adjust Off-setÔ Wb 00 ff------White Balance Automatic Adjustment End

(Disappear Inside pattern)

[Adjustment Map]

6-4. Automatic Adjustment(1) Execute POWER ON(Â) of the adjustment R/C to execute

automatic adjustment. (2) Set the Baud Rate to 115200.(3) Always start adjustment with “wb 00 00” and end

adjustment with “wb 00 ff” (4) Adjust the offset if necessary

6-5. Manual Adjustment(1) Required Test Equipment: CA-210 (CH 10), CA-100(CH-

10), CA-100+(CH-10)=> To adjust color temperature of Plasma, CS-1000 is the

Color Analyzer and should be set to use CH 10 in whichwhite, red, green, and blue color are corrected. Conductthe adjustment according to the coordinates for WhiteBalance adjustment in the table below.

(2) Enter the ‘Ez - Adjust’ by pressing the ADJ on the ServiceR/C.

(3) Select 10.TEST PATTERN using the CH + / - KEY andpress the Enter KEY to execute a heat run for more than30 minutes.

(4) Execute a Zero Calibration for CA-210 and put it atdistance of less than 10Cm from the PDP module surfacecenter during the adjustment.

(5) Select ‘7. White-Balance’ of ‘Ez - Adjust’ by pressing theADJ KEY on the Service R/C. Then enter adjustment modeby pressing the Right KEY (G) .(The internal pattern of full white appears by pressing G)

(6) The adjustment is conducted in three levels of colortemperature; COOL, MEDIUM, and WARM.

-When R Gain is Fixed at Default value(192)Adjust G gain and B gain with decreasing Default valuesfrom 192

-When B Gain is Fixed at Default value(192)Adjust R gain and G gain with decreasing Default valuesfrom 192

-When G Gain is Fixed at Default value(192)Adjust R gain and B gain with decreasing Default valuesfrom 192

One of R/G.B Gain should be fixed at 192 and adjust twoGain Value with decreasing the Default values from 192.

(7) Use the Vol. +, - key for adjustment.(8) When the adjustment is completed, press the ENTER (Á

KEY) button to move to the Ez –Adjust screen. Press theADJ KEY to exit the adjustment mode.

R Gain

G Gain

B Gain

R Cut

G Cut

B Cut

Jg

Jh

Ji

Cool

Ja

Jb

Jc

Mid

RS-232C COMMAND

[CMD ID DATA]

CENTER

(DEFAULT)

Jd

Je

Jf

00

00

00

192

192

192

127

127

127

Warm

Min Max

184

187

192

64

64

64

Cool

192

183

161

64

64

64

Mid

192

159

95

64

64

64

Warm



TROUBLE SHOOTING GUIDE

TV/CATV(Analog ) doesn t display

Check TU1 Pin16(Video output)Can you see the normal signal?

Check the input(Pin1) of Low-Pass Filter(IC808).

Can you see the normal waveform?

Check the output(pin8) of Low-PassFilter(IC808).


Check the Capaciter(C658) in front ofBCM3553 chip.


YES

YES

YES

NO Could you measure VCC voltage(3Pin) of TU1 & IIClines(7,8Pin)?

Are they all normal?

YES

You should replace TUNER.

NO After checking the C800(0.1uF Cap), you cansuspect that PCB is bad.

NO After checking the Power of Low-Pass Filter youshould decide to replace Low-Pass Filter or not.

NO After checking the pattern between pin8 of IC808and C658, you can suspect that PCB is bad..

YES This board has big problem because Mainchip(BCM3550) have some troubles.

After checking thoroughly all path once again,You should decide to replace BCM3553 or not.




Video doesn t display

Check JP7004.Can you see the normal waveform?

Check the Registor(R732).Can you see the normal waveform?

YES

YES

NO JK701 may have problem. Replace thisJack.

Check the C651 in front of BCM3553 chip.Can you see the normal waveform?

NOreplace Part(R732).



NO After check the pattern between R703 and C651,You can suspect that PCB is bad.




Component doesn t display

Check JP7001,J7015.Can you see the normal waveform?

Check the L700, L704.Can you see the normal waveform?

Check the C638, C628 in front of BCM3553.Can you see the normal waveform?

YES

YES

NO JK700, JK702 may have problem. Replace thisJack.

NOReplace the Part (L700, L704)

NO After check the pattern between L703 and C651,You can suspect that PCB is bad.






Check JP7032,JP7033,JP7034.Can you see the normal waveform?

Check the C635, C636, C637 in front ofBCM3553.


YES

NO

JK705 may have problem. Replace this Jack.

NO After check the pattern between input ofBCM3553 and JK705 ,

You can suspect that PCB is bad.

RGB_PC doesn t display

Check JP7029,JP7030.Can you see the normal waveform?

YES

NO

JK705 may have problem. Replace this Jack.

YES

This board has big problem because Mainchip(BCM3553) have some troubles.





HDMI doesn t display

Check input connect JK602.Can you see the normal waveform?

Check DDC communication lines(IC601Pin5,6)

Check the input of PI3HDMI341ART(IC600), & IC703(TMDS141RHAR, HDMI4)

This signal is TMDS.Can you see the normal waveform?

YES

YES

NOJK602 may have problem. Replace this Jack.

Check the output of PI3HDMI341ART(IC600) & IC703(TMDS141RHAR, HDMI4).Can you see the normal waveform?

YES

Check the input and output of BCM3553.Especially you should check

The H,V sync and clock.Can you see the normal waveform?

YES

NO

NO After checking the trace of TMDS lines and power ofPI3HDMI341ART & IC703(TMDS141RHAR, HDMI4), you

should decide to replace PI3HDMI341ART &IC703(TMDS141RHAR, HDMI4) or not.

NO



After checking the Power of this chip, youshould decide to replace this or not.

After checking the Power of PI3HDMI341ART orTMDS141RHAR. you should decide to replace

PI3HDMI341ART & TMDS141RHAR or not.

YES

Check HDCP communication lines(IC102Pin5,6)

NO After checking the Power of this chip, youshould decide to replace this or not.



BLOCK DIAGRAM

Blo

ck D

iagr

am -

Ove

rvie

w

Fla

sh

(16M

B)

74LV

C14

AP

W

CS

5345

(Aud

ioS

W/A

DC

/OP

_AM

P)

MT

V41

6(M

icom

)NT

P30

00(D

igita

l AM

P)

X-t

al(5

4M)

PI3

HD

MI3

41A

RT

(3x1

,S/W

)

EE

PR

OM

AT

/NT

Tun

er64

Bit

I/FR

eset

CV

BS

Y/P

b/P

r

R/G

/B

H/V

Syn

cR

GB

-PC

HD

MI

0/1/

2

CO

MP

1

CO

MP

2

AV

1

AV

2

RG

B-P

C

Aud

io L

/R

I2S M

NT

out

( L/

R)

SP

DIF

OU

T

I2S

RS

-232

CD

ead

IC w

hen

Sta

ndby

Opt

ion

Aliv

e IC

whe

n S

tand

by

Vid

eoA

udio

Vid

eoF

ront

End D

ual

HD

MI

Rx

HD

/SD

Vid

eo

Enc

oder

Aud

ioD

SP

BC

M35

52(H

D)/

3(F

HD

)M

CLK

MC

LK

HD

MI C

EC

HD

MI C

EC

(T

o M

icom

)

To

Mic

om

SD

AS

CL

SIF

IF(A

T)

Buf

fer

Sin

gle

Cha

nnel

Dig

ital o

ut(W

)XG

A

Loca

l KE

Y IR

Buf

fer

Buf

fer

24C

16

AG

C C

TL

(Fro

m B

CM

)

US

B2.

0I2

S A

udio

Inpu

t

VS

B/Q

AM

/NT

SC

/SIF

DD

R(1

28M

B)

CV

BS

/Y/C

CV

BS

FH

DD

ual C

hann

elY

/Pb/

Pr



BLOCK DIAGRAM

Sig

nal p

ath

for

CV

BS

, Com

pone

nt, R

GB

Com

p1_Y

H S

ync

V S

ync

BC

M35

52/3

Com

p1_P

b

Com

p1_P

r

Com

pone

nt 1

Inpu

t

Com

pone

nt 2

Inpu

t

RG

B In

put

RG

B H

_Syn

c

Sid

e A

VC

VB

S

Rea

r A

V

Rea

r S

_Vid

eoY

/C

CV

BS

CV

BS

2

L1/C

1

CV

BS

3

L2/C

2

AN

T/ C

able

TU

NE

R

IF_P

IF_N

IF_P

from

TU

NE

R fo

r D

TV

IF_N

from

TU

NE

R fo

r D

TV

CV

BS

1

EE

PR

OM

FOR

ED

ID

DD

C S

DA

DD

C S

CL

RG

B V

_Syn

c

LVD

S_T

xO

ut

Com

pone

nt_1

S/W

Com

pone

nt_2

S/W

Rea

r_C

VB

S_

S/W

RG

B S

/W

GP

IO[0

:6]

Com

p2_Y

Com

p2_P

b

Com

p2_P

r

RG

B_G

RG

B_B

RG

B_R

DD

C S

CL

to M

icom

fo

r D

ownl

oad

LPF

6 M

hz

LPF

30M

hz

LPF

30M

hz

LPF

30M

hz

LPF

30M

hz

LPF

30M

hz

LPF

30M

hz

LPF

6 M

hz

LPF

6 M

hz

DD

C S

DA

to M

icom

fo

r D

ownl

oad

DV

O O

ut[0

:29]

Rea

r_S

-Vid

eo_

S/W

Sid

e_C

VB

S_

S/W

LVD

SC

on.

26P

(HD

)40

P(F

HD

)LV

DS

Con

.



BLOCK DIAGRAM S

igna

l pat

h fo

r H

DM

I

BC

M35

5/23

HD

CP

SD

A

HD

CP

SC

L

ND

A

NC

L

HD

MI 1

TM

DS

1 R

X0+

/-T

MD

S1

RX

1+/-

TM

DS

1 R

X2+

/-T

MD

S1

RX

CLK

+/-

DD

C S

DA

1

DD

C S

CL1

EE

PR

OM

For

ED

ID

HD

Mi

—

CE

C

+5V

Pow

er_1

Hot

Plu

g D

etec

t_1

LVD

S_T

xO

ut

HD

MI 2

TM

DS

2 R

X0+

/-T

MD

S2

RX

1+/-

TM

DS

2 R

X2+

/-T

MD

S2

RX

CLK

+/-

DD

C S

DA

2

DD

C S

CL2

EE

PR

OM

For

ED

ID

HD

Mi

—

CE

C+

5V P

ower

_2

Hot

Plu

g D

etec

t_2

TM

DS

341A

TM

DS

0IN

PU

T

DD

C S

DA

DD

C S

CL

TM

DS

1IN

PU

T

TM

DS

2IN

PU

T

TM

DS

RX

0+/-

TM

DS

RX

1+/-

TM

DS

RX

2+/-

TM

DS

RX

CLK

+/-

Hot

Plu

g D

etec

t_0

TM

DS

Out

TM

DS

_Rx

Inpu

t0

HD

Mi_

Sel

_0

HD

Mi_

Sel

_1

HD

Mi_

Sel

_2

Hot

Plu

g D

etec

t_1

Hot

Plu

g D

etec

t_2

+5V

Pow

er_0

+5V

Pow

er_1

+5V

Pow

er_2

GP

IO[0

:8]

Sw

itch

Sel

ectio

n

DD

CIN

PU

T

MT

V41

6

Mic

omH

DM

i

— C

EC

Par

alle

l con

nect

ions

with

H

DM

i 0,1

,2,4

LVD

S o

ut31

P

Con

.31P

LVD

SC

on.

EE

PR

OM

fo

r H

DC

P

DD

C S

DA

1

DD

C S

CL1

DD

C S

DA

2

DD

C S

CL2

TM

DS

0 R

X0+

/-

TM

DS

0 R

X1+

/-T

MD

S0

RX

2+/-

TM

DS

0 R

XC

LK+

/-

DD

C S

DA

0

DD

C S

CL0

EE

PR

OM

For

ED

ID

HD

MI 0

HD

Mi

—

CE

C+

5V P

ower

_0

Hot

Plu

g D

etec

t_0

DD

C S

DA

0

DD

C S

CL0

DD

CO

UT

HD

MI 4

TM

DS

3 R

X0+

/-T

MD

S3

RX

1+/-

TM

DS

3 R

X2+

/-T

MD

S3

RX

CLK

+/-

DD

C S

DA

3

DD

C S

CL3

EE

PR

OM

For

ED

ID

HD

Mi —

CE

C+

5V P

ower

_3

Hot

Plu

g D

etec

t_3

DD

C S

DA

3

DD

C S

CL3

TM

DS

_Rx

Inpu

t1



BLOCK DIAGRAM

AV

1_A

udio

AV

2_A

udio

MN

T_A

udio

HD

MI

(PC

/DT

V)

Com

p2_A

udio

RG

B_A

udio

Com

p1_A

udio

I2C

SC

L/S

DA

[L1

/ R1]

[L2

/ R2]

[L3

/ R3]

[L4

/ R4]

[L5

/ R5]

Sw

itch

Sw

itch

[Rou

t/Lou

t]

Aud

ioS

witc

h

[CS

5345

]I2

S_C

LK_I

N/D

ATA

_IN

/LR

IN

(I2S

_MC

LK)

SP

DIF

OU

T

Buf

fer

Buf

fer

PW

M M

OD

ULA

TO

R/

PO

WE

R A

MP

[NT

P30

00A

]

SIF

IN

Bro

adco

m[B

CM

3552

/3]

AU

D_S

PD

IF

AN

A L

/R IN

BC

M_M

CLK

BC

M_M

CLK

I2S

_CLK

_IN

I2S

_DA

TA

_IN

I2S

_LR

_IN

RE

SE

T

RE

SE

T

I2S

_CLK

_OU

TI2

S_D

AT

A_O

UT

I2S

_LR

_OU

T

(NT

P30

00A

)

I2S

_CLK

_OU

T/

DA

TA

_OU

T/

LRC

H O

UT

I2C

SC

L/S

DA

OU

T1A

/B

OU

T2A

/B

SP

K R

SP

K L

MN

T_L

/R O

UT

HD

MI R

xB

uilt

inIn

tern

alI2

S/S

PD

IFC

onve

rt

HD

MI_

TM

DS

0/1

/2/3

CLK

TUNER (ATSC/NTSC )

I2C

SC

L/S

DA

Buf

fer

Buf

fer

SIF

IF_P

IF_N

AU

D_L

EF

T/R

IGH

T P

HD

MI_

RX

_DA

TA

/CLK

BT

SC

Dec

oder

MP

EG

2

Dol

by

AU

DIO

Pro

cess

or

Sig

nal p

ath

for

AU

DIO

/ IF

SP

DIF

OU

T(co

axia

l)

BC

M_M

CLK

IF A

GC

CV

BS

FR

ON

T E

ND



BLOCK DIAGRAM

BC

M35

534.

7K‰

5.0V

I2C

_Cha

nnel

0

I2C

_Cha

nnel

1

AT

SC

/NT

SC

Tun

er

I2C

_Cha

nnel

2

I2C

_Cha

nnel

3

I2C

0_5V

I2C

1_5V

4.7K

‰

5.0V

Add

ress

0xC

2

0x9A

0x74

0xA

6

0x94

0x54

0x50

0x??

0xD

4

0x

I2C

MA

P

HD

CP

Key

EE

PR

OM

NT

P30

00

NV

RA

M

I2C

2_3.

3V

I2C

3_3.

3VM

TV

416

4.7K

‰

3.3V

ST

1K‰

3.3V

CS

5345

PD

P M

OD

ULE



BLOCK DIAGRAM

Pow

er S

eque

nce

and

Flo

w D

iagr

am

+16

V+16

VN

TP

3000

A(S

ound

IC)

RE

GIC

BIA

SS

ide

pow

er

+12

.0V

+12

.0V

+9V

IC81

1K

A78

09IC

803

KIA

78R

05F

+5V

_TU

NE

RT

U1

TD

VF

-H05

1F

ST

_5VST

_5V

Loca

l key

/IR p

ower

IC20

2IC

L323

2R

S-2

32C

RX

/TX

Q80

4S

I492

5BD

Y

IC10

2A

T24

C16

AN

(EE

PR

OM

)

+5.

0

IC40

7M

TV

416G

MF

(m

icom

)

HD

MI C

EC

Inv/

RL

3.3V

->5V

Q80

5S

I492

5BD

Y

IC40

8C

omer

cial

IC40

43.

3V_M

ICO

M

IC40

2R

S23

2C D

river

BC

MI2

C P

ull u

pIC

201

US

B_P

ower

IC40

3N

VR

AM

IC50

0C

S53

45

HP

D 5

V

IF A

GC

RG

B S

W

AV

1/2

Com

pone

nt1/

2

IC80

93.

3V_R

egIC

805

1.2V

_Reg

IC81

02.

6V_R

eg



BLOCK DIAGRAM

Pow

er S

eque

nce

and

Flo

w D

iagr

am

+12

V+12

V

RE

GIC

BIA

SS

ide

pow

er

IC81

1K

A78

09E

RT

M

TU

NE

R

+5V

_TU

Tun

er S

IF

IC80

3K

IA78

R05

F

+9.

0V BIA

SB

CM

L/R

OU

T

RG

B B

uffe

rB

IAS

+16

V+16

VIC

500

NT

P30

0A



EXPLODED VIEW

A2

580

240

501

590

603

200

210

206

201

204207

208

209

205

205

207

206

202

203

250

304

305

300

120

121

570

571

560

310 301

302

307 303306

602

601

520

400

900

901



MAIN(TOP) MAIN(BOTTOM)

CONTROL(TOP)

CONTROL(BOTTOM)

PRE AMP(TOP)

PRE AMP(BOTTOM)

Feb., 2008Printed in KoreaP/NO : MFL42040401

CANADA: LG Electronics Canada, Inc. 550 MathesonBoulevard East Mississauga, Ontario L4Z 4G3

USA : LG Electronics Alabama, Inc.P.O.Box 240007, 201 James Record Road Bldg 3Huntsville, AL 35824

Lg Pu82c Chassis 60pg60f-Ua

Documents

Transcript of Lg Pu82c Chassis 60pg60f-Ua