Kap 3 - Universitetet i oslo · • Used as start-up programs (BIOS) or simple logic. 1 decoder...
Transcript of Kap 3 - Universitetet i oslo · • Used as start-up programs (BIOS) or simple logic. 1 decoder...
INF3430/4431 2
Circuit technologies (Max. ch. 3)
Programmable logic circuits (PLD):• Simple Programmable Logic Device (SPLD)• Complex Programmable Logic Devices (CPLD)• Field Programmable Gate Array (FPGA)
Not re-programmable logic circuits :• Application-Specific Standard Parts (ASSPs)• Application Specific Integrated Circuit (ASICs)
System On Chip (SoC)
INF3430/4431 3
The following applies for all the figurescopied from the text book:
The Design Warrior’s Guide to FPGAsDevices,Tools, and Flows.
ISBN 0750676043
Copyright © 2004 Mentor Graphics Corp.(www.mentor.com)
INF3430/4431 5
Difference between a microprocessor andprogrammable logic
• A micro processor is programed withinstructions (which are stored in RAM/ROM)
• A programmable logic circuit is programed bya circuit description
• A programmable circuit consist ofconfigurable blocks of logic and configurableconnections between these block
INF3430/4431 6
Random-Access Memory (RAM)
• Stored binary iformation in groups of bitscalled words
• Volatile– Stored information disappears when powered off.
• Types:– Static (flip-flops used as storage element)– Dynamic (electronic charge on capacitors stores
data)
INF3430/4431 7
Programmable Read Only Memory (ROM)
• Similar organization as RAM, but different storagetechnology)
• 1 decoder (n inputs and 2n outputs) + m OR gates• Can be programmed only once• Used as start-up programs (BIOS) or simple logic.
1 decoderm OR-ports
n addresslines m word lines
INF3430/4431 8
Programmable Read Only Memory
a b c
l l l
Address 0 &
Address 1 &
Address 2 &
Address 3 &
Address 4 &
Address 5 &
Address 6 &
Address 7 &a !a b !b c !c
!a !c!b& &
!a c!b& &
!a !cb& &
!a cb& &
a !c!b& &
a c!b& &
a !cb& &
a cb& &
Predefined AND array
Prog
ram
mab
leO
Rar
ray
w x y
Predefined linkProgrammable link
l l l
Pro
gram
mab
leO
Rar
ray
INF3430/4431 9
Programmable Array Logic (PAL)
• Programmable AND-array,and fixed OR-array
• Can not share AND termsbetween different OR-terms
• Re-programmable devicesexist (GAL)
• Widely used
l l l
Pred
efin
edO
Rar
ray
INF3430/4431 10
Programmable logix architeture
• Circuit with inputs, ouputs, logic, flip-flops andprogrammable connections
• Families:– SPLD - Simple Programmable Logic Device– CPLD - Complex Programmable Logic Device– FPGA - Field Programmable Gate Array– CSoC - Configurable System-on-Chip
Utv
iklin
g/St
ørre
lse
INF3430/4431 11
SPLD - Simple Programmable LogicDevice
• Characteristics:– The smallest and cheapest type of programmable logic
• Other names:– PROM (Programmable Read Only Memory)– PLA (Programmable Logic Array)– PAL (Programmable Array Logic, Vantis)– GAL (Generic Array Logic, Lattice, Lattice)
• Programming:– Fuses or non-volatile memory like EPROM, EEPROM or
FLASH.
INF3430/4431 15
CPLD - Complex ProgrammableLogic Device
• Characteristics:– A typical CPLD has from 2 to 64 times more logic as a
SPLD.• Other names
– EPLD (Erasable Programmable Logic Device)– EEPLD (Electrically-Erasable Programmable Logic Device)– MAX (Multiple Array matriX, Altera)
• Programming:– Fuses or non-volatile memory like EPROM, EEPROM or
FLASH (SRAM based are also available)
INF3430/4431 20
FPGA - Field Programmable GateArray
• Characteristics: Offers a much more logicthan a CPLD
• Other names:– LCA (Logic Cell Array)– pASIC (programmable ASIC), Cypress– Flex, Apex, Cyclone, Arria, Stratix (Altera)– ProASIC, IGLOO (Microsemi tidl. Actel)– ORCA (Lucent)– Spartan, Virtex, Artix, Kintex (Xilinx)
• Programming: Static memory (SRAM) or anti-fuse technology (also some with EEPROM orFLASH exist)
INF3430/4431 26
When to use a FPGA/CPLD?
• FPGA first choice for digital logic design withexeptions of:– Simple or time critical designs (ASIC/PAL/discrete
logic better)– Large volume products (ASIC better)– Very complex designs (ASIC)– Mobile applications where power consumption is
of great consern• ASIC vs FPGA
– 1500 – 4000 new ASIC projects each year– 450 000 new FPGA projects each year
INF3430/4431 27
Benefits by using a FPGA vs. ASIC
• Shorter developement time due to simple re-programming
• Can be re-programmed in system out in thefield
• Much less economical risk (an ASIC isexpensive to produce and it can not be re-programmed)