Instruction sets and CPUs total computing on Arm · 1991 2013 2017 2021 50 billion chips shipped 50...

© 2017 Arm Limited Arm Tech Symposia 2017

Instruction sets and CPUstotal computing on Arm

Chris Turner | Director, emerging technology & strategy, Embedded & Automotive

© 2017 Arm Limited 2

What makes Arm the most successful compute architecture

Arm’s relentless investment in advanced CPU technology for building best-in-class products

Arm’s total computing powers mobile, IoT and the

global tech industry

Arm’s partnership and ecosystem driving growth

to a trillion devices

22 years

4 years

4 years

20171991 2013 2021

50 billionchips shipped

50 billionchips shipped

100 billionchips expected

Arm is the world’s most successful computing

architecture ever


Building the right portfolio of CPUs

Cortex-M Low power, deterministic, sensing and control

Cortex-A Rich UI and OS, open system, high performance

Cortex-R Safety, performance and real-time control

Automotive IoTEnterpriseMobile


Cortex-R52

Cortex-M23

Inside a CPU: Arm Cortex profiles

Right-sized processing for every application

Power

Area Multi-core

FeaturesPerformance

Architecture


Delivering the whole product

IP products Design support Implementation support

Memories Peripherals

Cortex-A7 MPCore

CPU CPU

L2

GIC-500 (GICv3) System Control

Processor

Cortex-M3

Power

Time

ROM

CoreSight

Trace

Debug

Timestamp

Secure ROM

Secure RAM

Non-Secure RAM

Non-Secure ROM

Secure Watchdog

Others

A53 MPCore

CPU

L2

CCI-550 Cache Coherent Interconnect (7x7)

ETR

CPU CPU CPU

Interrupt Sources

Security Components

ES

ES

HUKEK

ROTPKNV

Counter

HDMI Audio

I2S I2C

NAND Flash

SMCPL351

NOR Flash

SMCPL354

EBIU

IC Control

CPU CPU

L2

Timers

PCIePHY +Switch

SATA IIController

1 GbEController

MMU-500 TBU

GPU

Shader

L2 L2

Shader

Shader

Shader

Shader

Shader

Shader

Shader

Dynamic Memory

Controller

Dynamic Memory

Controller

Dynamic Memory

Controller

Dynamic Memory

Controller

Remap Remap Remap Remap

NoC

CoreLink TZC-400 TrustZone Address Space Controller

MMU-500TCU

Cortex-A7 MPCore

CPU CPU

L2

A-72 MPcore

L2

CPU

L2

CPUCPUCPU

NoC NoC NoC

Phy Phy Phy Phy

Dram Dram Dram Dram

High Speed I/O PCIe x4

PCIe Gen2

MMU-500 TBU

USB 3.0/CHost

Controller

USB 3.0 Super-Speed

USB 3.0

General DMA

DMA PL330

UARTsUARTs

Flash

MMU-500 TBU

FlashController

UFS 2.0 eMMC

MMU-500 TBU

Display Processor

Display Pipeline

Display Pipeline

MMU-500 TBU

MMU-500 TBU

MMU-500 TBU

Video Processor

Core

Core

Core

Core

HDMI2.0

Controller& PHY

HDMI2.0

Controller& PHY

MMU-500 TBU

HDMI Input

Controller

DMA

HDMI In

MMU-500 TBU

DSP subsystem

DSP

Chip to chip interface

C2C

DSP

DSP

NIC

-400

WiFi modem

Cortex-M

NFC modem

Cortex-M

3G/4G Modem subsystem

ADC DAC

Cortex-R7

Cortex-R7

NIC

-400

SRAM

DSP

Accel-erator

12.8G12.8G12.8G12.8G

3x 12.8G

ISP subsystem 1 & 2

Accel

Accel

Cortex-R

NIC

-400

SRAM

DSP

External media

GPS & BT subsystem

RF

Accel

Cortex-R

NIC

-400

SRAM

BT

DSP

NIC-400

PCIe RC

PCIe RC

DSP

MMU-500 TBU

USB 2.0Host

Controller

Low BW I/OUSB 2.0

USB 3.0

MMU-500 TBU+TCU

AudioProcessor

CPU

Camera 1 Camera 2

2x 1G

MMU-500 TBU

eMMC

Sensorsubsystem

Sensors

BT Ctrl

BT Ctrl

GIC Ctrl

STM-500

Interconnect

DMC Ctrl 1-4

DMC Ctrl 1-4

12.8G

GIC Ctrl


IP products are an up-front, long-term investment

Research

2 – 3 years

IP product development

2 – 3 years

Partner chip development

20+ years

Ongoing sales

2 – 3 years

Architecture definition

1 – 5 years

Application development

Researchers

Architects

Engineers

Semiconductor partners

OEMs

Users

System and physical design

Tools, models, upstreaming software, safety, security…

Applications ecosystem


Infrastructure investment

Emulation platforms Simulation and verification clusters

IT systems | EDA tools | Project management | Quality assurance | Safety and security


Design and verification for high performance CPUs

1

2

3

4

5

6

7

0 1 2 3 4 5 6 7

Delivered single-thread performance at speed with processR

elat

ive

per

form

ance

vs

Co

rtex

-A7

Cortex-A9 Cortex-A15 Cortex-A57 Cortex-A72 Cortex-A73 Cortex-A75

Armv7-A on 28nm

Armv8-A on 16nm


Arm Cortex CPUs for diverse applications


Arm architecture profiled for the application

Automotive IoT

Automated exceptions

Virtual memory

Protectedmemory

Programmable exception

model

Armv8-A

Armv8-R

TrustZone +Virtualization

Armv8-M T32

A64, A32, T32

A32, T32

NEON SIMD

TrustZone DSP

Virtualization

EnterpriseMobile


Architecture – the bedrock of what Arm does

The contract between software and hardware.

• Instruction set

• Programming model

Carefully crafted in consultation with leading compute experts worldwide.

Maintained and managed to enable and protect investment throughout the semiconductor, computing and software industries.


Carefully evolving architecture to support the ecosystem

Silicon partners

Applications

Software vendors

Development tools

Arm11Arm9

CPU designers

CRYPTO CRYPTO

A32+T32 ISAsIncluding:- Scalar FP (SP and DP)- Adv SIMD(SP Float)

AArch32

A64 ISAIncluding:- Scalar FP (SP and DP)- Adv SIMD(SP+DP Float)

AArch64

Armv8-AArmv7-A/RArmv6Armv5

Jazelle

VFPv2

TrustZone

Thumb-2

SIMD

VFPv3/v4

NEONAdv SIMD

Key feature Armv7-A

compatibility


CPUs and architecture enabling the tech economy

Semiconductors

$400Bn

Global IT spend

$3.5Tn

Software

$600Bn

Hardware

$1.75Tn


Investment for total computing

Wide market applicability

Strong design philosophy Application-tailored compute solutions

Networking and serversAutomotiveMobile and consumer IoT and embedded

Efficiency Performance Safety Security Cortex-AHighest

responsiveness

Cortex-RFaster

responsiveness

Cortex-MSmallest/lowest

power

SecurCoreTamper resistant


Investing in foundations for technology of the future

Semiconductor process Machine intelligence 5G communications


Flexible access to Arm technology at all levels

• 1,000s of catalogue MCUs and ASSPs

• FPGAs with Arm subsystems

• Single board computers, micro:bit, Raspberry Pi, Arduino, Odroid and many more from Arm partners

Off-the-shelf chips and boards

• DesignStart: instant access, open to all

• DesignStart Pro: simplified contract for OEMs, start-ups and design houses

• Further CPUs and IP access program for design houses

Arm DesignStart for Cortex-M0 and Cortex-M3

University access and support

• Microelectronics teaching in software and hardware

• Collaborative R&D projects

• DesignStart Academic Pro: full RTL for teaching and research

• Arm connected community


• Architecture is defined in partnership and in a context of CPU and SoC implementations

• Market-leading, right-sized CPUs and other IP implementations delivered from substantial investment and microarchitecture know-how

• Tightly-managed intellectual property in both architecture and implementation provides Arm partners with freedom to operate

• Partners, ecosystem, users and consumers confidently invest in using Arm technology

Arm: the trusted commercial architecture

A

IP

E

2424 © 2017 Arm Limited

The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

www.arm.com/company/policies/trademarks

Instruction sets and CPUs total computing on Arm · 1991 2013 2017 2021 50 billion chips shipped 50...

Documents

Transcript of Instruction sets and CPUs total computing on Arm · 1991 2013 2017 2021 50 billion chips shipped 50...