Imaging premium foundry, expertise provider to high-end … · IMG140 65 nm - BE IMG140 65 nm - BE...

2
Imaging Premium Foundry Expertise provider to high-end technology Access advanced CMOS image sensor technologies through a foundry business model ST offers custom design services with worldwide design centers, dedicated process engineers in advanced silicon fabrication plants and world-class backend manufacturing resources. Our continuously expanding portfolio of proprietary technologies enables specialized and differentiated imaging solutions leveraging our large expertise around optical modules and sensors. KEY BENEFITS • Extensive foundry technology portfolio • 8” and 12” wafer fabs • Specialized silicon technology bricks • In-house µLens, color filter, 1D and 2D stitching • Process and yield tuning and optimization • Premium wafer services and expertise • Pixel architecture and design, quality and failure analysis • Small and large, rolling and global shutter sensors • Large range of analog and digital IPs • ISP, pixel, algorithmic and optics expertise FOUNDRY BUSINESS MODEL With ST’s strategic “more than foundry” approach, we make sure that you have best opportunities for creating unique solutions for your customers, supporting low- to high- volume projects. Our significant investments in our R&D teams ensure you have access to expert knowledge at pixel, techno, optic, design, industrialization, and system levels. ©Artechnique www.st.com

Transcript of Imaging premium foundry, expertise provider to high-end … · IMG140 65 nm - BE IMG140 65 nm - BE...

  • Imaging Premium FoundryExpertise provider to high-end technology

    Access advanced CMOS image sensor technologies through a foundry business model

    ST offers custom design services with worldwide design centers, dedicated process engineers in advanced silicon fabrication plants and world-class backend manufacturing resources. Our continuously expanding portfolio of proprietary technologies enables specialized and differentiated imaging solutions leveraging our large expertise around optical modules and sensors.

    KEY BENEFITS• Extensivefoundrytechnologyportfolio

    • 8”and12”waferfabs• Specializedsilicontechnologybricks

    • In-houseµLens,colorfilter,1Dand2Dstitching

    • Processandyieldtuningandoptimization

    • Premiumwaferservicesandexpertise• Pixelarchitectureanddesign,qualityandfailureanalysis

    • Smallandlarge,rollingandglobalshuttersensors

    • LargerangeofanaloganddigitalIPs

    • ISP,pixel,algorithmicandopticsexpertise

    FOUNDRY BUSINESS MODELWithST’sstrategic“morethanfoundry”approach,wemakesurethatyouhavebestopportunitiesforcreatinguniquesolutionsforyourcustomers,supportinglow-tohigh-volumeprojects.OursignificantinvestmentsinourR&Dteamsensureyouhaveaccesstoexpertknowledgeatpixel,techno,optic,design,industrialization,andsystemlevels.

    ©Artechnique

    www.st.com

  • STofferspremiumservicestohelpyoubuildanefficientecosystemwithourexistingornewpartners,bysustainingasecureddevelopmentandaccompanyingyouthroughouttheproductlifecyclewithdirectaccesstoimagingexperts.ST’sfoundrieshaveanexcellenttrackrecordinthemanufactureofspecializedimagingICsandmodules,resultinginhigh-qualityproductsforendusers.Regularmulti-projectwafer(MPW)shuttlesalsohelplowerdevelopmentcostsandminimizetheriskinvolvedwithacostlydedicatedmaskset.OurMPWShuttleProgramletsyoutape-outyourdesignsforrapidprototypingandsharestheexpenseofmasksandwaferswithothershuttleprogramparticipants.UsingourMPWprogram,youcandesignandverifyawiderangeofintellectualproperty,pre-productionorprototypedesignsbeforecommittingtoafullproductionmaskset,allusingourstandardmanufacturingprocesstechnologies.OurMPWprogramoffersmaximumflexibilitywhileminimizingoverallefforts.

    TECHNOLOGY PORTFOLIO

    Process• Imaging CMOS process• Colour silicon process

    Design and layout

    Electrical Wafer Sorting(EWS)

    Design kit• CAD and Librairies• µLens optimization

    IP deliveriesDigital and analog

    Custom pixelOptical simulation

    µLens optimization

    Manufacturing• Wafer Fab• Colour manufacturing

    Wafer process test• Electrical parametric test• Wafer optical test

    Back-end• Product assembly• Final test

    Product shipment• To customer

    STMicroelectronics3rd party

    © STMicroelectronics - December 2015 - Printed in United Kingdom - All rights reservedThe STMicroelectronics corporate logo is a registered trademark of the STMicroelectronics group of companies

    All other names are the property of their respective owners

    For more information on ST products and solutions, visit www.st.comOrder code: FLPFI1215

    Formoreinformationonourimagingpremiumfoundryoffer,visitusatwww.st.com/imaging-foundyorcontactyourlocalSTMicroelectronicssalesrepresentative.

    H8S180nm

    H9A130nm

    IMG220130nm

    IMG17590 nm -

    BE

    IMG14065 nm -

    BE

    IMG14065 nm -

    BE

    IMG14065 nm -

    BE

    Available now for foundry Coming soon

    FSI

    BSI BSI BSI

    DTI DTIDTI DTI

    CDTI CDTICDTI CDTI

    Stitching 1D & 2D 1D & 2D 1D & 2D 1D & 2D

    3D stack 3D

    8’’ or 12’’

    Somepixels

    Very large 3T5.6 µm (HD)

    2.2 µm

    2.0 µm1.75 µm1.4 µm

    Very large 3T2.8 µm (HD)

    2.2 µm1.75 µm

    30.8 µm4.1 µm

    3.75 µm (HD)2.2 µm

    1.75 µm1.4 µm

    Photodiode

    8’’ 8’’ 12’’ 12’’ 12’’ 12’’ 12’’

    FSI FSI FSI

    CMOS technology CIS technology


Radiation Tolerance of 65 nm CMOS Transistors - Fermilabepp.fnal.gov/DocDB/0015/001587/008/paper.pdf · Preprint typeset in JINST style - HYPER VERSION Radiation Tolerance of 65 nm

Radiation Tolerance of 65 nm CMOS Transistors - Fermilabepp.fnal.gov/DocDB/0015/001587/008/paper.pdf · Preprint typeset in JINST style - HYPER VERSION Radiation Tolerance of 65 nm

8T-SRAM cell with Improved Read and Write Margins in 65 nm ...

8T-SRAM cell with Improved Read and Write Margins in 65 nm ...

Measurements of translation initiation from all 64 codons in …measured to estimate culture density, followed by fluorescence (ex. 485 nm/em. 510 nm, bw = 9.0 nm, sensitivity = 65).

Measurements of translation initiation from all 64 codons in …measured to estimate culture density, followed by fluorescence (ex. 485 nm/em. 510 nm, bw = 9.0 nm, sensitivity = 65).

NM - calpeda-pump.com · nm 10 50 hp 2 65 2 hp 2 50 2 hp hp kw kw $ ˘ n ./.

NM - calpeda-pump.com · nm 10 50 hp 2 65 2 hp 2 50 2 hp hp kw kw $ ˘ n ./.

A 65-nm-CMOS 100-MHz 87%-efficient DC-DC down converter ...

A 65-nm-CMOS 100-MHz 87%-efficient DC-DC down converter ...

Process Simulation for 65 nm - SMDPII-VLSI:Special ... Process Simulation for 65 nm By ... Hierarchy of Simulation Tools ... • Crystal-TRIM: 1-D and 2-D Monte Carlo simulator

Process Simulation for 65 nm - SMDPII-VLSI:Special ... Process Simulation for 65 nm By ... Hierarchy of Simulation Tools ... • Crystal-TRIM: 1-D and 2-D Monte Carlo simulator

Single Event Latchup in 65 nm CMOS SRAMsisde.vanderbilt.edu/wp/wp-content/uploads/hutson_muri2008.pdf · John M. Hutson MURI Annual Review, 05/13/08 TI 65 nm SEL Project Goal •

Single Event Latchup in 65 nm CMOS SRAMsisde.vanderbilt.edu/wp/wp-content/uploads/hutson_muri2008.pdf · John M. Hutson MURI Annual Review, 05/13/08 TI 65 nm SEL Project Goal •

Radiation Tolerance of 65 nm CMOS Transistorslss.fnal.gov/archive/2015/pub/fermilab-pub-15-014-e.pdf · We report the results of an irradiation of 65 nm transistors performed using

Radiation Tolerance of 65 nm CMOS Transistorslss.fnal.gov/archive/2015/pub/fermilab-pub-15-014-e.pdf · We report the results of an irradiation of 65 nm transistors performed using

Design tools and foundry access service plans for 65 nm technologies

Design tools and foundry access service plans for 65 nm technologies

In-House Training from BSI...In-company training – Customized training at your location Email us at sgp@bsigroup.com or call +65 6270 0777 BSI Group Singapore We believe in delivering

In-House Training from BSI...In-company training – Customized training at your location Email us at [email protected] or call +65 6270 0777 BSI Group Singapore We believe in delivering

Intel® Celeron® M Processor on 65 nm Process Datasheet

Intel® Celeron® M Processor on 65 nm Process Datasheet

University of Maryland. Chi-Foon...FinFET leadership Industry favorite at 28 nm Innovations benefit advanced designs on established nodes 45/40 nm 65 nm 90 nm 32/28 nm 22/20/ 16/14

University of Maryland. Chi-Foon...FinFET leadership Industry favorite at 28 nm Innovations benefit advanced designs on established nodes 45/40 nm 65 nm 90 nm 32/28 nm 22/20/ 16/14

CMOS 65 nm 'on chip' broadband real time substrate noise … · 2016. 3. 21. · CMOS 65 nm 'on chip' broadband real time substrate noise measurement T. Noulis , E. Lourandakis, S.

CMOS 65 nm 'on chip' broadband real time substrate noise … · 2016. 3. 21. · CMOS 65 nm 'on chip' broadband real time substrate noise measurement T. Noulis , E. Lourandakis, S.

697 Manual - Duerkopp-Adler.com · 2018. 9. 26. · sizes of up to 60/3 NeB (cot ton threads), 65/2 Nm (synthetic thread), or 65/2 Nm (coveri ng twists). Usiher threads would also

697 Manual - Duerkopp-Adler.com · 2018. 9. 26. · sizes of up to 60/3 NeB (cot ton threads), 65/2 Nm (synthetic thread), or 65/2 Nm (coveri ng twists). Usiher threads would also

A Peek at the Future - Intel · 2003 2005 2007 2009 2011 90 nm 65 nm 45 nm 32 nm 22 nm Invented ... Intel internal measurements of average time for an I/O device read to local system

A Peek at the Future - Intel · 2003 2005 2007 2009 2011 90 nm 65 nm 45 nm 32 nm 22 nm Invented ... Intel internal measurements of average time for an I/O device read to local system

Cell Broadband Engine CMOS SOI 65 nm Hardware ...

Cell Broadband Engine CMOS SOI 65 nm Hardware ...

14 nm Process Technology: Opening New Horizons · 130 nm 90 nm 65 nm 45 nm 32 nm 22 nm 14 nm 10 nm $ / Transistor (normalized) Cost per Transistor 35 Intel 14 nm continues to deliver

14 nm Process Technology: Opening New Horizons · 130 nm 90 nm 65 nm 45 nm 32 nm 22 nm 14 nm 10 nm $ / Transistor (normalized) Cost per Transistor 35 Intel 14 nm continues to deliver

Lithography Roadmap - Coocanaset.la.coocan.jp/event/ifst2005/S2-1_Litho-Road_IMEC_NO2.pdf · © imec 2005 Lithography Roadmap without immersion lithography 180 nm 130 nm 90 nm 65

Lithography Roadmap - Coocanaset.la.coocan.jp/event/ifst2005/S2-1_Litho-Road_IMEC_NO2.pdf · © imec 2005 Lithography Roadmap without immersion lithography 180 nm 130 nm 90 nm 65

A Low Power Consumption Gilbert-Cell Mixer in 65 nm CMOS ...

A Low Power Consumption Gilbert-Cell Mixer in 65 nm CMOS ...

65 nm CMOS technology in High Energy Physics Pierpaolo Valerio CERN

65 nm CMOS technology in High Energy Physics Pierpaolo Valerio CERN