IEEE 1588 and NTP Software Configuration...

.ENT-AN1039-4.5

Application NoteIEEE 1588 and NTP Software Configuration

GuideReleased

October 2018

Contents

1 Revision History.................................................................................................................................1

2 IEEE 1588 and NTP Configuration......................................................................................................22.1 Software Configurations.....................................................................................................................................22.2 Quick Start..........................................................................................................................................................22.3 Configuration with Profiles.................................................................................................................................2

2.3.1 Profile ITU-T G.8265.1..........................................................................................................................32.3.2 Profile ITU-T G.8275.1..........................................................................................................................82.3.3 Profile IEEE802.1AS............................................................................................................................15

2.4 Configuration Without a Profile........................................................................................................................182.4.1 Configure Master through E2E-Transparent Clock to Slave on Layer 2 (No Profile)..........................182.4.2 Configuring Master through P2P-Transparent Clock to Slave on Layer 2 (No Profile).......................23

2.5 Application of GPS as Grandmaster..................................................................................................................242.5.1 Configuring GPS.................................................................................................................................242.5.2 Configuring Master............................................................................................................................242.5.3 Configuring Slave...............................................................................................................................252.5.4 Verifying Configuration......................................................................................................................25

2.6 VLAN Configuration..........................................................................................................................................252.7 Leap Second Configuration...............................................................................................................................262.8 NTP and Time Zone Configuration....................................................................................................................26

2.8.1 Configuring NTP and Server Address.................................................................................................262.8.2 Configuring Time Zone.......................................................................................................................27

2.9 PTP and System Clock (NTP) Synchronization...................................................................................................282.9.1 Synchronizing PTP and System Clock (NTP).......................................................................................28

3 Appendix A: Filter Overview............................................................................................................30

4 Appendix B: PTP Adjustment Methods............................................................................................32

iiVPPD-04441 ENT-AN1039-4.5 Application Note Revision 1.2

Contents

Tables

Table 1 • PTP Filters..............................................................................................................................................................2Table 2 • Filter Overview....................................................................................................................................................30Table 3 • PTP Adjustment Methods....................................................................................................................................32

iiiVPPD-04441 ENT-AN1039-4.5 Application Note Revision 1.2

Tables

Figures

Figure 1 • ITU-T G.8265.1 Network......................................................................................................................................3Figure 2 • PTP External Clock Mode.....................................................................................................................................4Figure 3 • PTP Clock Instance...............................................................................................................................................4Figure 4 • PTP Clock’s Configuration and Status...................................................................................................................4Figure 5 • PTP External Clock Mode.....................................................................................................................................5Figure 6 • PTP Clock’s Configuration and Status...................................................................................................................6Figure 7 • Clock State Nomination.......................................................................................................................................6Figure 8 • Verify PTP Clock Configuration.............................................................................................................................8Figure 9 • Verify PTP Clock’s Port Data Set Configuration....................................................................................................8Figure 10 • Architecture of Profile ITU-T G.8275.1...............................................................................................................9Figure 11 • PTP External Clock Mode...................................................................................................................................9Figure 12 • PTP External Clock Mode.................................................................................................................................10Figure 13 • SyncE Configuration.........................................................................................................................................11Figure 14 • SyncE Configuration.........................................................................................................................................11Figure 15 • SyncE Configuration.........................................................................................................................................12Figure 16 • Verify PTP Configuration..................................................................................................................................14Figure 17 • Verify PTP Clock’s Port Data Set Configuration................................................................................................14Figure 18 • Architecture of Profile IEEE802.1AS.................................................................................................................15Figure 19 • PTP External Clock Mode.................................................................................................................................15Figure 20 • PTP Clock Configuration...................................................................................................................................16Figure 21 • Verify PTP Clock Configuration and Operation – Slave Shown.........................................................................17Figure 22 • Verify Port Configuration – Slave Port..............................................................................................................17Figure 23 • Verify 802.1AS Statistics – Slave Shown...........................................................................................................18Figure 24 • PTP External Clock Mode.................................................................................................................................19Figure 25 • PTP Clock’s Configuration and Status...............................................................................................................19Figure 26 • PTP External Clock Mode.................................................................................................................................20Figure 27 • PTP Clock’s Configuration and Status...............................................................................................................20Figure 28 • Manage Parameters.........................................................................................................................................23Figure 29 • PTP Clock Configuration...................................................................................................................................23Figure 30 • Port Data Set Configuration.............................................................................................................................24Figure 31 • GPS as Grandmaster........................................................................................................................................24Figure 32 • Status of PTP Clock...........................................................................................................................................26Figure 33 • Configure a Pending Leap Second....................................................................................................................26Figure 34 • NTP Configuration............................................................................................................................................27Figure 35 • Time Zone Configuration.................................................................................................................................28Figure 36 • PTP Clock Synchronization...............................................................................................................................28Figure 37 • PTP Clock Update.............................................................................................................................................28

ivVPPD-04441 ENT-AN1039-4.5 Application Note Revision 1.2

Figures

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listedby revision, starting with the most current publication.

Revision 1.2Revision 1.2was published inOctober 2018. In revision 1.2 of this document, the Profile IEEE802.1AS chapterwas added. For more information, see Profile IEEE802.1AS on page 15.

Revision 1.1Revision 1.1 was published in January 2018. The following is a summary of changes in revision 1.1 of thisdocument.

• The PTP Filters table was updated. For more information, see Software Configurations on page 2.

• The Application of GPS as Grandmaster section was added. For more information, see Application of GPS as Grandmaster onpage 24.

• The Appendix B section was added. For more information, see Appendix B: PTP Adjustment Methods on page 32.

Revision 1.0Revision 1.0 was published in June 2017. It was the first publication of this document.

1VPPD-04441 ENT-AN1039-4.5 Application Note Revision 1.2

Revision History

2 IEEE 1588 and NTP Configuration

This document describes how to configure the IEEE 1588v2 Precision Time Protocol (PTP) in CEServices™and IStaX™ Software Development Kits (SDKs) running onMicrosemi Ethernet switches. The Network TimeProtocol (NTP) configuration is also described, including how to combineNTP and IEEE 1588v2. This documentdescribes both the web-based configuration and the equivalent CLI commands.

2.1 Software ConfigurationsThe CEServices and IStaX SDKs can be combined with PTP filters (Microsemi Servos) as described in thefollowing table.Table 1 • PTP Filters

CommentProfile SupportedServo Part NumberServo Name

Part of SDK1588 phaseZLS30387Basic, phase

Not part of SDKG8275.1ZLS30384Intermediate

Not part of SDKG.8265.1

G.8275.1

ZL30380Advanced

2.2 Quick StartThis section describes how to perform quick and basic PTP configurations. Perform the following steps toconfigure the master switch.

1. Click Configuration > PTP and then click Add New PTP Instance.

2. Select Device Type (for example, master only) and Profile (for example, G.8275.1).

3. Click Save.

4. Click Clock Instance and select the ports used for PTP.

5. Click Save.

Perform the following steps to configure the slave switch.

1. Click Configuration > PTP and then click Add New PTP Instance.

2. Select Device Type (for example, slave only) and Profile (for example, G.8275.1).

3. Click Save.

4. Click Clock Instance and select the ports used for PTP.

5. Click Save.

Detailed configuration information is provided in the following sections.

2.3 Configuration with ProfilesThe IEEE 1588 PTP implementation follows the IEEE 1588-2008 (v2) standard. This standard allows otherstandardization bodies to create profiles that use a specific set of parameters, optimizing time synchronization


IEEE 1588 and NTP Configuration

for a specific purpose. The profiles can also add new features and replace the default Best Master SelectionAlgorithm (BMCA) with a profile-specific BMCA.

The supported profiles are:• Standard IEEE 1588• ITU-T G.8265.1 profile for frequency synchronization in a PTP-unaware network• ITU-T G.8275.1 profile for frequency and phase synchronization in a fully PTP-aware network• No profile

When creating a newPTP instance, one of these profiles can be specified and all parameters are set accordingto the profile. If the profile requires a BMCA other than the default BMCA, then the profile- specific BMCAis used.

Note:

Parameters can be changed after a profile has been selected, but doing so might violatethe profile. To return to the profile setting, click Apply Default Profile in the detailedconfiguration menu.

The following sections demonstrate G.8265.1 and G.8275.1 profile configurations.

2.3.1 Profile ITU-T G.8265.1This profile uses the unicast IPv4 protocol, so the slaves must be configured with the IP address of thedesired master(s). This profile is designed for PTP-unaware networks; therefore, the advanced servo filteralgorithm is used. For correct operation, the slave node requires a DPLL.

In this case, the nodes use VLAN 1 for PTP communications. For the IP unicast profile G.8265.1, the nodeshave IP addresses within the same IP subnet.

It is assumed that the PTP master is frequency locked to a primary reference clock (PRC).

2.3.1.1 Network for ITU-T G.8265.1

The ITU-T G.8265.1 profile uses point-to-point connection between a master and slaves in the networkthrough a PTP-unaware network.

Figure 1 • ITU-T G.8265.1 Network

SlaveMasterOrdinary

Master

OrdinarySlave

Un-Aware NetworkUnaware Network

2.3.1.2 Configuring the Master

To configure a master, perform the following steps.

1. Go to Configuration > PTP > PTP External Clock Mode and then configure One_PPS_Mode as Outputas shown in the following figure. This enables the one pps signal from the switch to be used for



synchronization between the switch and PHY. Leave the Adjustment Method at the default value ofAuto.

Figure 2 • PTP External Clock Mode

2. To create a PTP instance, click Add New PTP Clock.

Figure 3 • PTP Clock Instance

3. Enter the following parameters and then click Save.• Device type—Mastronly• Profile—G8265.1

4. Click the Clock Instance to be configured and enter the required configuration settings for Select port(s).

Figure 4 • PTP Clock’s Configuration and Status

5. Normally, the PTP master in G.8265.1 is connected to GPS and receives timing information from theGPS. For testing purposes, it is possible to manually configure the Clock Quality of the PTP master usingthe following CLI command.

#platform debug allow#conf t(config)# debug ptp 0 class 84

Note:

For the Option 1 and the Option 2 networks, the QL should be set to 84 (PRC) and 80(PRS), respectively.



2.3.1.3 Configuring the Slave

To configure a slave, perform the following steps.

1. Go to Configuration > PTP and then configure One_PPS_Mode as Output as shown in the followingfigure. This enables the one pps signal from the switch to be used for synchronization between theswitch and PHY. Set the Adjustment Method at the default value of Auto.


Note:

Set the Adjustment Method to the value of SyncE DPLL. This synchronizes the filterusing the DPLL for adjustment and the output frequency with the PTP clock.


3. Enter the following parameters and then click Save.• Device type—Slaveonly• Profile—G8265.1

4. Click the Clock Instance to be configured and then configure the following parameters.• Under the Port Enable and Configuration section, select port(s).• In the Filter Type list, select the appropriate filter type. See Appendix A: Filter Overview on page

30 for when to use which filter type.



• Set IP address of the master (in this example, 10.10.133.129) in the Unicast Slave configuration.


5. Click Configuration > Sync and then enter the configuration details as shown in the following figure.• Nominated—PTP-0 as clock source

Figure 7 • Clock State Nomination



The equivalent CLI commands are:

!Master G.8265.1 Profileptp 0 mode master onestep ip4uni twoway vid 1 0 profile g8265.1 mep 1 ptp 0 filter-type aci-freq-accuracy-fddptp ext output auto!interface 10GigabitEthernet 1/4 ptp 0 ptp 0 announce interval 1 timeout 2 ptp 0 sync-interval -6 ptp 0 delay-mechanism e2e ptp 0 delay-req interval -6 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0!!Slave G.8265.1 Profilenetwork-clock clk-source 1 nominate ptp 0ptp 0 mode slave onestep ip4uni twoway vid 1 0 profile g8265.1 mep 1ptp 0 priority1 255 ptp 0 filter-type aci-freq-accuracy-fddptp 0 uni 0 duration 100 10.10.133.129ptp ext output auto!interface 10GigabitEthernet 1/4 ptp 0 ptp 0 announce interval 1 timeout 2 ptp 0 sync-interval -6 ptp 0 delay-mechanism e2e ptp 0 delay-req interval -6 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0!

2.3.1.4 Verifying Configuration

To verify the master and slave configuration, perform the following steps. On the slave, check that it islocked to the master clock.

1. SelectMonitor > PTP and then click the PTP instance. Verify the following parameters.• Slave State—locked. It can take an hour for the slave to lock when using the MS-PDV filter.• Offset fromMaster—an arbitrary but fixed value, as this profile uses frequency sync only.• Mean Path Delay—has a value matching the cable transmission delay.• Parent Port Identity—ID of the previous node.• Grand Master Identity—ID of master node and clock class set on the master.• Grant— –6.



• Comm State—SYNC.

Figure 8 • Verify PTP Clock Configuration

2. Click Port Monitor to verify the port states are as shown in the previous figure.

Figure 9 • Verify PTP Clock’s Port Data Set Configuration

For copper ports, use the following CLI command to check Port-Timer and Phy-timestamper.

If a 1588 PHY is used, then Phy-timestamper and Port-Timer should read True and In Sync,respectively.

show ptp 0 port-statePort Enabled PTP- Internal Link Port- Vlan- Phy- Peer-delay State Timer forw timestamp-- ------- ------ -------- ---- ------- ------- ------------ -------- 1 FALSE dsbl FALSE Down In Sync Discard FALSE OK2 FALSE dsbl FALSE Down In Sync Discard FALSE OK3 TRUE slve FALSE Up In Sync Forward TRUE OK

2.3.1.5 Troubleshooting

Ensure that the PTP-State on the ports is as expected.

If thePort-Timer shows out of sync, then the PHY is not synchronized to the switch. Thismay be becauseOne_PPS_Mode is not set to Output.

IfVlan-forw showsDiscard, then the VLAN configured for PTP does notmatch the VLAN port setting.

2.3.2 Profile ITU-T G.8275.1This profile uses the Ethernet protocol and is designed for PTP-aware networks, so theACI_BC_FULL_ON_PATH _PHASE filter algorithm is used.



In the following example, SyncE controls frequency and PTP controls phase. This mode of operation, called“hybrid mode,” requires a SyncE DPLL in each node.

Figure 10 • Architecture of Profile ITU-T G.8275.1

Aware NetworkAware Network

SlaveMasterOrdinaryBoundaryClock

OrdinarySlave

OrdinaryMaster

Slaveport

SlaveportMaster

ports

Masterports

2.3.2.1 Configuring Master


1. Click Configuration > PTP and then configure One_PPS_Mode as Output as shown in the followingfigure. This enables the one pps signal from the switch to be used for synchronization between theswitch and PHY.

Note:

Leave the value of Adjustment Method as Auto.


2. To create a PTP instance as shown in the previous figure, click Add New PTP Clock.Note:

When this profile is selected, theG8275.1 BMCA is used. This BMCAuses Local Priorityinstead of Priority 1.

3. Enter the following parameters and then click Save.• Device type—Mastronly• Profile—G8275.1

4. Click the Clock Instance, then enter the following configuration settings.• Select port(s).• Set the Priority 2 in Clock Default Dataset to 100. This ensures that this switch becomes themaster.

5. Normally, the PTP grandmaster in G.8275.1 is connected to GPS and receive timing information fromthe GPS. For testing purposes, it is possible to manually configure the Clock Quality of the PTP masterwith the help of the following debug CLI command.

#platform debug allow#conf t(config)# debug ptp 0 class 84



Note:

For the Option 1 networks, the QL should be set to 84 (PRC). For the Option 2 networks,the QL should be set to 80 (PRS).

2.3.2.2 Configuring the Boundary Clock

To configure the boundary clock, perform the following steps.


Note:



2. To create a PTP instance as shown in the previous figure, click Add New PTP Clock.

3. Enter the following parameters and then click Save.• Device Type—Ord-Bound• Profile—G8275.1

4. In the PTP External Clock Mode page, click the Clock Instance to be configured; the PTP Clock'sConfiguration and Status page opens. Enter the required configuration settings for Select port(s) andclick Save.

2.3.2.3 Configuring the Slave

To configure the slave, perform the following steps.

1. Click Configuration > PTP and then configureOne_PPS_Mode asOutput. This enables the one pps signalfrom the switch to be used for synchronization between the switch and PHY.

Note:


2. To create a PTP instance as shown in the previous figure (refer Figure 1 on page 10) , click Add NewPTP Clock.

3. Enter the following parameters and then click Save.• Device type—Slaveonly• Profile—G8275.1

4. Click the Clock Instance to be configured and enter the required configuration settings for Select port(s).



2.3.2.4 SyncE Configuration

ITU-T.8275.1 also uses SyncE as a frequency source.

2.3.2.4.1 Configuring the Master for SyncE

Normally, the master receives a frequency input. For test purposes, this node works as the SyncE master(PRC). To configure the master, perform the following step.• Go to the SyncE Configuration page and then configure the following parameters as shown in the

following figure.◦ Mode—Forced Free Run◦ SSM Free Run—QL_PRC◦ Select SSM Enable

Figure 13 • SyncE Configuration

2.3.2.4.2 Configuring the Boundary Clock forSyncE

To configure the boundary clock, perform the following step.• Go to the SyncE Configuration page, nominate the port that is connected to the master, and then

enable SSM on both ports connected to the master and slave as shown in the following figure.


Now, SyncE is locked to the nominated port.Note:

It can take up to 20 minutes for SyncE to lock when used along with PTP.

2.3.2.4.3 Configuring the Slave for SyncE

To configure the slave, perform the following step.



• Go to the SyncE Configuration page, nominate the port that is connected to the Boundary Clock, andthen enable SSM on the port as shown in the following figure.


Now, SyncE is locked to the nominated port.Note:

It can take up to 20 minutes for SyncE to lock when used along with PTP.



The following are the equivalent CLI commands for the complete SyncE configuration:

!Masternetwork-clock ssm-freerun eec1network-clock selector freerunptp 0 mode master onestep ethernet twoway vid 1 0 profile g8275.1 mep 1ptp 0 priority2 100 ptp 0 filter-type aci-basic-phaseptp ext output auto!interface 10GigabitEthernet 1/2 network-clock synchronization ssm ptp 0 ptp 0 announce interval -3 timeout 3 ptp 0 sync-interval -4 ptp 0 delay-mechanism e2e ptp 0 delay-req interval -4 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0!!Boundary Clocknetwork-clock clk-source 1 nominate interface 10GigabitEthernet 1/1ptp 0 mode boundary onestep ethernet twoway vid 1 0 profile g8275.1 mep 1 ptp 0 filter-type aci-bc-full-on-path-phase-synceptp ext output auto!interface 10GigabitEthernet 1/1 switchport mode trunk network-clock synchronization ssm ptp 0 ptp 0 announce interval -3 timeout 3 ptp 0 sync-interval -4 ptp 0 delay-mechanism e2e ptp 0 delay-req interval -4 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0!interface 10GigabitEthernet 1/4 switchport mode trunk network-clock synchronization ssm ptp 0 ptp 0 announce interval -3 timeout 3 ptp 0 sync-interval -4 ptp 0 delay-mechanism e2e ptp 0 delay-req interval -4 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0 !!Slave! network-clock clk-source 1 nominate interface 10GigabitEthernet 1/4ptp 0 mode slave onestep ethernet twoway vid 1 0 profile g8275.1 mep 1ptp 0 priority1 255 ptp 0 filter-type aci-bc-full-on-path-phase-synceptp ext output auto!interface 10GigabitEthernet 1/4 switchport mode trunk network-clock synchronization ssm ptp 0 ptp 0 announce interval -3 timeout 3 ptp 0 sync-interval -4 ptp 0 delay-mechanism e2e ptp 0 delay-req interval -4 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0!

2.3.2.4.4 Verifying SyncE Configuration

To verify the SyncE configuration setup, perform the following steps.



Note:

First, ensure that the boundary clock and slave are locked to the master and boundaryclock, respectively.

1. SelectMonitor > PTP and then click the PTP instance. Verify the following parameters.• Slave State—phase locked.• Offset FromMaster—between –20 and 20.• Mean Path Delay—if directly connected, this is the cable transmission delay.• Parent Port Identity—ID of the previous node.• Grand Master Identity—ID of master node.• Change Rate—0 (when synchronized using SyncE)offset between SyncE clock and free- running

clock.

Figure 16 • Verify PTP Configuration

2. Click Port Monitor to verify the port states as shown in the previous figure.

Figure 17 • Verify PTP Clock’s Port Data Set Configuration

For copper ports, use the flowing CLI command to check the Port-Timer and Phy-timestamper. Ifa 1588 PHY is used, then Phy-timestamper and Port-Timer should read TRUE and In sync,respectively.

show ptp 0 port-statePort Enabled PTP- Internal Link Port- Vlan- Phy- Peer-delay State Timer forw timestamp-- ------- ------ -------- ---- ------- ------- ------------ -------- 1 FALSE dsbl FALSE Down In Sync Discard FALSE OK2 FALSE dsbl FALSE Down In Sync Discard FALSE OK3 TRUE slve FALSE Up In Sync Forward TRUE OK4 TRUE mstr FALSE Up In Sync Forward TRUE OK



If thePort-Timer shows out of sync, then the PHY is not synchronized to the switch. Thismay be becauseOne_PPS_Mode is not set to Output.

IfVlan-forw showsDiscard, then the VLAN configured for PTP does notmatch the VLAN port setting.



2.3.2.6 Other Parameters for G.8275.1 Profile

The following commands set the other parameters defined in the G.8275.1 standard.

(config)# ptp ho-spec cat1 <0-x> cat2 <0-x> cat3 <0-x>(config)# ptp 0 localpriority <1-255>(config-if)# ptp 0 localpriority <1-255>(config-if)# ptp 0 mcast-dest <default | link-local>(config-if)# ptp 0 not_slave

Where,• ho-spec—holdover specification for G8275 PTP clocks.• localpriority—local priority for G8275.1 BMC algorithm (1 is the highest priority).• localpriority—local priority per port for G8275.1 BMC algorithm (1 is the highest priority).• mcast-dest—multicast destination address type for the port.• not-slave—“not-slave” attribute for G8275.1 BMC algorithm.

Note:

Priority1 is not used in G.8275.1. Instead, the local priority is used. The priority order isPriority2 and then Local priority.

2.3.3 Profile IEEE802.1ASThis profile is used in AVB and TSN networks. It uses Ethernet protocol, peer delay, and two-step.

Figure 18 • Architecture of Profile IEEE802.1AS

2.3.3.1 Configuring the Boundary Clock

To configure the boundary clock, perform the following steps.


Note:






3. Enter the following parameters and then click Save.• Device Type—Ord-Bound• Profile—802.1AS

4. In the PTP External Clock Mode page, click the Clock Instance to be configured; the PTP Clock'sConfiguration and Status page opens. Enter the required configuration settings for Select port(s) andclick Save.

Figure 20 • PTP Clock Configuration

Note:

Ensure that all the switches in the network are configured as ordinary boundary clocks.


!Ordinary Boundary 802.1AS Profileptp ext output ltcptp 0 mode boundary twostep ethernet twoway profile 802.1as mep 1 ptp 0 filter-type basic!interface GigabitEthernet 1/1 ptp 0 ptp 0 announce interval 0 timeout 3 ptp 0 sync-interval -3 ptp 0 delay-mechanism p2p ptp 0 delay-req interval 0 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0 ptp 0 gptp-interval 3




To verify the configuration setup, perform the following steps.Note:

If the switch operates only as a master, then the values are all zero and the slave stateshows Free-Running.

1. ClickMonitor > PTP > PTP and then click the required PTP instance. Verify the following parameters.• Slave State—phase locked.• Offset FromMaster—a small value of less than 10 ns.• Rate—observed parent clock phase change rate, that is, the slave clocks rate offset compared to

the master. (unit = ns per s).• CRR—the ratio of the frequency of the grandmaster to the frequency of the local clock entity,

expressed as fractional frequency offset.

Figure 21 • Verify PTP Clock Configuration and Operation – Slave Shown

2. Click Port Monitor to verify the port states as shown in the previous figure.

Figure 22 • Verify Port Configuration – Slave Port

For a port the following parameters can be verified:• Stat - Slve ormstr, depending on whether the port is slave or master.• PeerMeanPathDel - latency in cable.• Port Role - Slave or Master.• As Capable - True.• Neighbor rate ratio - calculated neighbor rate ratio expressed as the fractional frequency offset

multiplied by 2**41.

3. ClickMonitor > PTP > 802.1AS Statistics and verify following parameters.• SyncCount Rx—incrementing for slave and Tx incrementing for master ports.• FollowUpCount—same as SyncCount.

Note:

In release 4.5.0, this counter is not showing the correct value.• PdelayRequestCount—both Rx and Tx incrementing.• PdelayResponseCount—both Rx and Tx incrementing and should be equal (± 1) to

PdelayrequestCount.• PdelayResponseFollowUpCount—both Rx and Tx incrementing and should be equal (± 1) to

PdelayrequestCount.



• AnnounceCount—Rx incrementing for slave and Tx incrementing for master ports.

Figure 23 • Verify 802.1AS Statistics – Slave Shown

For copper ports, use the flowing CLI command to check the Port-Timer and Phy-timestamper. Ifa 1588 PHY is used, then Phy-timestamper and Port-Timer must read TRUE and In sync,respectively.

show ptp 0 port-statePort Enabled PTP-State Internal Link Port-Timer Vlan-forw Phy-timestamper Peer-delay---- ------- --------- -------- ---- ---------- --------- --------------- ---------- 1 TRUE slve FALSE Up In Sync Forward TRUE OK 2 FALSE dsbl FALSE Down In Sync Discard FALSE OK 3 FALSE dsbl FALSE Down In Sync Discard FALSE OK



If the Port-Timer shows out of sync, then the PHY is not synchronized with the switch. This may bebecause the One_PPS_Mode is not set to Output. If Vlan-forw shows Discard, then the VLANconfigured for PTP does not match the VLAN port setting.

When a test equipment like Calnex Paragon is used, the port data set showsAS Capable = false. This occursbecause the latency is higher than the default allowed latency of 800 ns. Increase the NPDT to 8000 ns (forexample) in the port dataset configuration.

2.4 Configuration Without a ProfileFor applications other than 1588, G.8265.1, and G.8275.1, use No Profile and select the parameters tomatch the application. The following sections describe master-to-slave configuration without a profile.

2.4.1 Configure Master through E2E-Transparent Clock to Slave on Layer 2 (No Profile)The following sections describe the master through E2E-transparent clock to slave on Layer 2.

2.4.1.1 Configuring the Master






Note:

Leave the Adjustment Method at the default value of Auto.


3. Enter the following parameters and then click Save.• Device Type—Ord-Bound• Profile—No Profile

4. Click the Clock Instance to be configured, enter the following configuration details and then click Save.• Select port(s).• Lower the priority to make sure the switch becomes master.


2.4.1.2 Configuring the Transparent Clock (TC)

To configure the TC, perform the following steps.




Note:

Leave the Adjustment Method to the default value of Auto.

2. To create a PTP instance as shown in the following figure, click Add New PTP Clock.

3. Enter the following parameters and then click Save.• Device Type—e2eTransp• Profile—No Profile


4. Click the Clock Instance to be configured and enter the following configuration details for Select port(s).


Note:

The TC node forwards all the PTP frames received on one port to the other and updatesthe correction field in the PTP frames.



2.4.1.3 Configuring Slave

To configure a slave, perform the following steps.

1. Go to Configuration > PTP and then configure as shown in Figure 20, page 16. This enables the one ppssignal from the switch, used for synchronization between the switch and PHY.


3. Enter the following parameters and then click Save.• Device type—e2eTransp• Profile—No Profile

4. Click the Clock Instance to be configured and enter the required configuration details for Select port(s).




!Masterptp 0 mode boundary onestep ethernet twoway vid 1 0 mep 1ptp 0 priority1 100 ptp 0 filter-type aci-basic-phaseptp ext output auto!interface 10GigabitEthernet 1/2 ptp 0 ptp 0 announce interval 1 timeout 3 ptp 0 sync-interval 0 ptp 0 delay-mechanism e2e ptp 0 delay-req interval 0 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0!

!Transparent Clockptp 0 mode e2etransparent onestep ethernet twoway vid 1 0 mep 1 ptp 0 filter-type aci-basic-phase-lowptp ext output auto!interface 10GigabitEthernet 1/1 ptp 0 ptp 0 announce interval 1 timeout 3 ptp 0 sync-interval 0 ptp 0 delay-mechanism e2e ptp 0 delay-req interval 0 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0!interface 10GigabitEthernet 1/4 ptp 0 ptp 0 announce interval 1 timeout 3 ptp 0 sync-interval 0 ptp 0 delay-mechanism e2e ptp 0 delay-req interval 0 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0!!Slaveptp 0 mode boundary onestep ethernet twoway vid 1 0 mep 1 ptp 0 filter-type aci-basic-phase-lowptp ext output auto!interface 10GigabitEthernet 1/4 ptp 0 ptp 0 announce interval 1 timeout 3 ptp 0 sync-interval 0 ptp 0 delay-mechanism e2e ptp 0 delay-req interval 0 ptp 0 delay-asymmetry 0 ptp 0 ingress-latency 0 ptp 0 egress-latency 0!


For master and slave, check the same parameters as shown for G.8275.1 profile. The default filter type isACI_BASIC_PHASE_LOW. For transparent clock, only the Port-State can be checked.



The CLI commands are:

# show ptp 0 port-statePort Enabled PTP- Internal Link Port- Vlan- Phy- Peer-delay State Timer forw timestamp-- ------- ------ -------- ---- ------- ------- ------------ -------- 1 FALSE dsbl FALSE Down In Sync Discard FALSE OK2 FALSE dsbl FALSE Down In Sync Discard FALSE OK ..24 FALSE dsbl FALSE Down In Sync Discard FALSE OK25 TRUE e2et FALSE Up In Sync Forward FALSE OK26 FALSE dsbl FALSE Down In Sync Discard FALSE OK27 FALSE dsbl FALSE Down In Sync Discard FALSE OK28 TRUE e2et FALSE Up In Sync Forward FALSE OK29 FALSE dsbl FALSE Down In Sync Discard FALSE OK


Ensure that the PTP-State on the ports are as expected.

If the Port-Timer shows the PTP-State is out-of-sync, then the PHY is not synchronized to theswitch. The reason for this could be that the One_PPS_Mode is not set to Output.

If Vlan-forw shows Discard, then VLAN configured for PTP does not match the VLAN port setting.

2.4.1.6 Other Parameters

The PTP parameters are mainly IEEE 1588 standard parameters. The naming and value types follow theIEEE 1588 standard, so consult the standard for further details.

The parameters can be adjusted through the PTP instance.

2.4.1.6.1 Managing Sync and Delay Requestrates

The default sync rate is 1 f/s and the default delay-request rate is 1 f/8 s. Increasing these rates will improveaccuracy. To adjust the rates, perform the following step.• Click the PTP instance and then for rates of 64 f/s, configure the following parameters as shown in the

following figure.◦ Syv— –6◦ MPR— –6 (meaning 2-6)

Figure 28 • Manage Parameters

2.4.2 Configuring Master through P2P-Transparent Clock to Slave on Layer 2 (No Profile)This configuration is very similar to the E2E configuration discussed in Configure Master throughE2E-Transparent Clock to Slave on Layer 2 (No Profile) on page 18, with the following changes.• Master and Slave nodes (boundary clock)—set Dlm (delay measurement) to P2P.

Figure 29 • PTP Clock Configuration



• Transparent Clock Node—create the PTP instance as P2pTransp.

Figure 30 • Port Data Set Configuration

2.5 Application of GPS as GrandmasterThis section shows how to synchronize to a GPS. To simulate a GPS receiver, a VSC7438 NID board is used.In this configuration, the master works as a slave towards the GPS and as a master towards the slaves.

Note:

The following configuration examples are demonstrated through CLI, as most of thefunctionalities are not available through the web interface.

Figure 31 • GPS as Grandmaster

SlaveMasterOrdinaryMaster

OrdinarySlave

Masterports

GPSReceiver

RS422 i/f

portSlave

2.5.1 Configuring GPSExecute the following ICLI commands to configure GPS.

hostname Serval2-GM-with-GPS-receiver!ptp ext output autoptp 0 mode master onestep ethernet oneway vid 1 0 mep 1 ptp 0 filter-type aci-basic-phase-lowptp rs422 baudrate 38400 parity none wordlength 8 stopbits 1 flowctrl noneptp rs422 main-auto ser proto zda

2.5.2 Configuring MasterExecute the following ICLI commands to configure a master.

hostname Master!ptp ext output autoptp 0 mode master onestep ethernet oneway id 00:01:c1:ff:fe:01:a9:d0 vid 1 0 mep 1 ptp 0 filter-type aci-basic-phase-lowptp rs422 baudrate 38400 parity none wordlength 8 stopbits 1 flowctrl noneptp rs422 sub ser proto zda!interface GigabitEthernet 1/1 ptp 0



2.5.3 Configuring SlaveExecute the following ICLI commands to configure a slave.

hostname hostname Slaveptp ext output singleptp 0 mode slave onestep ethernet twoway vid 1 0 mep 1ptp 0 priority1 255 ptp 0 filter-type aci-basic-phase!interface GigabitEthernet 1/1 ptp 0 ptp 0 announce interval 1 timeout 3 ptp 0 sync-interval -6 ptp 0 delay-mechanism e2e ptp 0 delay-req interval -6 ptp 0 delay-asymmetry 0

2.5.4 Verifying ConfigurationOn the master and the slave, check that they are locked to the GPS and the master clock, respectively.Check the following parameters.• Slave state: Locked (show ptp 0 slave)• Offset from master (show ptp 0 current)• Mean path Delay: the cable transmission delay (show ptp 0 current)• For copper ports check the port-timer andphy-timestamper. If a 1588PHY is used, thenphy-timestamper

should read TRUE, and port-timer should read In-sync (show ptp 0 port-state).

The following ICLI commands and related output demonstrate an example of verification of the configuration:

2.6 VLAN ConfigurationPTP packets can be encapsulated with a VLAN tag. The required VLAN is configured in the PTP instancemenu and must match the port VLAN settings. In addition, a priority can be configured either as PCP orDSCP.



Note:

The peer delay messages are always sent untagged.

Figure 32 • Status of PTP Clock

2.7 Leap Second ConfigurationThe PTP protocol uses International Atomic Time (TAI) but carries an offset value to Coordinated UniversalTime (UTC). The UTC offset is distributed as part of the announce message.

A leap second is a one-second adjustment occasionally applied to UTC in order to keep its time of day closeto the mean solar time. Leap second information is also conveyed over PTP announce messages to avoida wrong UTC time until a messages updates the UTC offset or if the switch works as a standalone master.It is possible to configure a pending leap second along with the time of the leap second.

Figure 33 • Configure a Pending Leap Second

2.8 NTP and Time Zone ConfigurationThe Network Time Protocol (NTP) synchronizes the time of day among a set of distributed time servers andclients. This helps a user correlate events from system logs and other time-specific events from multiplenetwork devices. NTP uses the User Datagram Protocol (UDP) as its transport protocol. All NTPcommunications use UTC.

The CEServices software supports NTP client functionality according to NTP version 4, although it is disabledby default. A maximum of five NTP servers can be configured using either the IPv4 or the IPv6 addresses.

2.8.1 Configuring NTP and Server AddressTo configure the NTP and the server address, perform the following step.



• Click Configuration > System > NTP and then set the configuration details as shown in the followingfigure.

Figure 34 • NTP Configuration


# configure terminal! Enable Enable NTP and set server address(config)# ntp(config)# ntp server 1 ip-address 217.198.219.102

The CEServices software allows the user to configure the local time zone. At first, the switch must beconfigured to acquire the time from an NTP server. Then, the default time zone is configured as None.

An acronymmay optionally be assigned to a selected time zone. The acronym can be up to 16 alpha- numericcharacters in length, allowing special characters such as hyphens, periods, and underscores. The acronymis case sensitive.

The Daylight Savings Time (DST) can also be configured if and when it occurs for a time zone. Whenconfigured, the system time will automatically adjust during DST.

2.8.2 Configuring Time ZoneTo configure the time zone, perform the following step.



• Click Configuration > System > Time and then set the configuration details as shown in the followingfigure.

Figure 35 • Time Zone Configuration


# configure terminal! Set time zone and Daylight saving(config)# clock summer-time CET recurring 3 7 3 02:00 3 7 10 02:00 60 (config)# clock timezone CET 1

2.9 PTP and System Clock (NTP) SynchronizationNormally, the PTP clock comes from an IEEE 1588 Grand Master, but if a Grand Master is not available, itis possible to use the NTP time as a PTP clock.

2.9.1 Synchronizing PTP and System Clock (NTP)To configure PTP and NTP, perform the following step.• Click Configuration > PTP > Clock and then click Synchronize to System Clock to use the local system

clock as the PTP clock.

Figure 36 • PTP Clock Synchronization

The page is updated as shown in the following figure.

Figure 37 • PTP Clock Update




# configure terminal! Synchronize PTP time to System Clock# ptp 0 local-clock update

It is also possible to continuously (each second) synchronize the PTP time and system time. This is doneusing the following CLI commands.

# configure terminal! Synchronize PTP time to System Clock(config)# ptp system-time set



3 Appendix A: Filter Overview

The following table shows the complete list of Servo filter types available in the ZL30380.Table 2 • Filter Overview

Packet RateDescription of UseProfileFilter Name

>16 ppsSimple filter for phase, also available in the ZLS30387

Noneaci-basic-phase

≤16 ppsSimple filter for phase, also available in the ZLS30387

1588aci-basic-phase- low

≤16 ppsSimple filter for phase with frequency recovered bySyncE, also available in the ZLS30387

Noneaci-basic-phase- low-synce

>16 ppsSimple filter for phase with frequency recovered bySyncE, also available in the ZLS30387

Noneaci-basic-phase-synce

Used for syntonized TCwith basic filter, also availablein the ZLS30387

Noneaci-bc-full-on-path-freq

16 ppsLow pass filter with bandwidth of 0.1 Hz, also avail-able in the ZLS30384

G.8275.1aci-bc-full-on-path-phase

Not usedNoneaci-bc-full-on-path-phase-beta

Not usedNoneaci-bc-full-on-path-phase-q

16 ppsFrequency recovered by SyncE and phase recoveredby PTP, also available in the ZLS30384

G.8275.1aci-bc-full-on-path-phase-synce

Not usedNoneaci-bc-partial-on-path-freq

16 ppsPhase and frequency recovered by PTPNoneaci-bc-partial-on-path-phase

16 ppsFrequency recovered by SyncENoneaci-bc-partial-on-path-phase-synce

Not usedNoneaci-default

Not usedNoneaci-elec-freq

Not usedNoneaci-elec-phase

64 ppsPTP unaware for frequencyG.8265.1aci-freq-accuracy-fdd

Not usedNoneaci-freq-accuracy-xdsl

64 ppsPTP unaware for frequency. Local OCXO stratum 3EG.8265.1aci-freq-ocxo-s3e

64 ppsPTP unaware for frequency. Local TCXOG.8265.1aci-freq-tcxo

64 ppsPTP unaware for frequency. Local OSC type XOG.8265.1aci-freq-xo

Not usedNoneaci-phase-ocxo-s3e


Appendix A: Filter Overview

Packet RateDescription of UseProfileFilter Name

Not usedNoneaci-phase-ocxo-s3e-r4-6-1

Not usedNoneaci-phase-relaxed-c150



Not usedNoneaci-phase-relaxed-c60w

Not usedNoneaci-phase-tcxo

Not usedNoneaci-phase-tcxo-q

Not usedNoneaci-phase-xo


Appendix A: Filter Overview

4 Appendix B: PTP Adjustment Methods

The PTP and SyncE support on the separate evaluation boards differ, as well as the methods used to adjustthe PTP time and frequency depending on:• The type of board• The existence of SyncE DPLL on the board

SyncE operation requires that a SyncE DPLL is present on the board. The type of DPLL can be seen in theSyncE configuration window. If no DPLL is present, the clock hardware ID appears as None and SyncEoperation is not supported.

PTP operation does not require a DPLL, but to get the optimal PTP performance a DPLL is desired.

If no DPLL is present or if the PTP adjustment method is configured to LTC, PTP adjust the frequency andphase using local time clock (LTC) counters in the switch and PHYs.

If a single channel DPLL (ZL30343) is present, it is used for SyncE when it is enabled. PTP uses the DPLL toadjust the phase (if adjustment mode = Single). If SyncE is not enabled, the PTP servo adjusts the DPLLfrequency/phase when the adjustment mode is configured to Single.

If a dual-channel DPPLL (ZL30363) is used, one channel is used for SyncE and the other channel is used forPTP. This ensures flexibility and PTP accuracy. This mode supports independent mode operation wherenoise and transients on SyncE do not affect the PTP performance. To support hybrid mode operation, inwhich the PTP frequency is locked to SyncE and the phase is locked by PTP, the dual DPLL channels shouldrun in Common mode. In this case, both the DPLL channels are locked to the SyncE source (if active) andthe PTP phase is adjusted using the PTP DPLL channel. This mode is yet to be supported in software release4.3 for the ZL30363DPLL. Instead, the single adjustmentmethod is used, utilizing only a single DPLL channel.

Serval-T has an integrated DPLL and allows the phase/frequency of the PTP to be adjusted while locked toSyncE. So, this platform supports all the different adjustment modes.

The PTP adjustment method is configured to Auto by default. This allows the software to select the optimaladjustmentmethod for a given hardware configuration. But, it is possible tomanually select the adjustmentmethod as well, in case the desired operation is different. The current clock adjustment method can beseen in the PTP Monitor page (SelectMonitor > PTP and then click the PTP instance). LTC adjustmentmethod is called internal timer.

The following table shows the supported combinations of evaluation boards, SyncE module types, and PTPadjustment settings.Table 3 • PTP Adjustment Methods

NoteL-T-C

Com-mon

(H-ybrid)

Inde-pen-dent

Sin-gle

ZL30343

ModuleSupport

ZL30343

Mod-ule

Sup-port

Dual

Tim-ing

D-omainSup-port

PC-BR-ev.

B-oard

PCB#

EVB N-umber

BoardName

XXXXPCB-090

VSC5610EV /

VSC5611EV

Luton26 24P


Appendix B: PTP Adjustment Methods

NoteL-T-C

Com-mon

(H-ybrid)

Inde-pen-dent

Sin-gle

ZL30343

ModuleSupport

ZL30343

Mod-ule

Sup-port

Dual

Tim-ing

D-omainSup-port

PC-BR-ev.

B-oard

PCB#

EVB N-umber

BoardName

XXXXPCB-091

VSC7424EV /

VSC7428EV

Caracal10P

XXXXPCB-105

VSC5616EV /

VSC5617EV /

Serval1Ref

VSC5618EV

XX(ZL30343 on-board)

PCB-106

VSC5619EV

Serval1NID

Switching to/from Singleadjustment mode re-

XX(X)XXPCB-110

VSC5628EV

Jaguar224P

quires a DPLL outputclock modification andthis can cause unfore-seen behavior.

PTP is running off localOCXO, independent fromSyncE

XXPCB-111

VSC5627EV

Jaguar248P

X(ZL30343 on-board)

<5PCB-112

VSC5629EV

Serval2-NID

Switching to/from Singleadjustment mode re-

XX(X)X5PCB-112

VSC5629EV

Serval2-NID

quires a DPLL outputclock modification andthis can cause unfore-seen behavior.

Integrated DPLLXXXXXPCB-116

VSC5630EV

Serval-TE10

XXXXPCB-116

VSC5630EV

Serval2-lite

XXXXPCB-123

VSC5614EV

OcelotMan-aged


Appendix B: PTP Adjustment Methods

Microsemi makes no warranty, representation, or guarantee regarding the information containedherein or the suitability of its products and services for any particular purpose, nor doesMicrosemiassume any liability whatsoever arising out of the application or use of any product or circuit. Theproducts sold hereunder and any other products sold by Microsemi have been subject to limitedtesting and should not be used in conjunctionwithmission-critical equipment or applications. Anyperformance specifications are believed to be reliable but are not verified, and Buyermust conductand complete all performance and other testing of the products, alone and together with, orinstalled in, any end-products. Buyer shall not rely on any data and performance specifications orparameters provided by Microsemi. It is the Buyer's responsibility to independently determinesuitability of any products and to test and verify the same. The information provided byMicrosemihereunder is provided "as is, where is" and with all faults, and the entire risk associated with suchinformation is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to anyparty any patent rights, licenses, or any other IP rights, whether with regard to such informationitself or anything described by such information. Information provided in this document isproprietary toMicrosemi, andMicrosemi reserves the right tomake any changes to the informationin this document or to any products and services at any time without notice.

Microsemi HeadquartersOne Enterprise, Aliso Viejo,CA 92656 USA

Within the USA: +1 (800) 713-4113Outside the USA: +1 (949) 380-6100Sales: +1 (949) 380-6136Fax: +1 (949) 215-4996Email: [email protected]

© 2019 Microsemi. All rights reserved.Microsemi and the Microsemi logo aretrademarks of Microsemi Corporation. Allother trademarks and service marks are theproperty of their respective owners.

Microsemi, awholly owned subsidiary ofMicrochip Technology Inc. (Nasdaq:MCHP),offers a comprehensive portfolio of semiconductor and system solutions foraerospace&defense, communications, data center and industrialmarkets. Productsinclude high-performance and radiation-hardened analog mixed-signal integratedcircuits, FPGAs, SoCs and ASICs; power management products; timing andsynchronization devices and precise time solutions, setting the world's standardfor time; voice processing devices; RF solutions; discrete components; enterprisestorage and communication solutions; security technologies and scalable anti-tamperproducts; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well ascustom design capabilities and services. Microsemi is headquartered in Aliso Viejo,California, and has approximately 4,800 employees globally. Learn more atwww.microsemi.com.

VPPD-04441


Legal

IEEE 1588 and NTP Software Configuration...

Documents

Transcript of IEEE 1588 and NTP Software Configuration...