High Performance ISM Band Transceiver IC

Data Sheet ADF7025

Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.Tel: 781.329.4700 ©2006–2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

FEATURES Low power, zero-IF RF transceiver Frequency bands

431 MHz to 464 MHz 862 MHz to 870 MHz 902 MHz to 928 MHz

Data rates supported 9.6 kbps to 384 kbps, FSK

2.3 V to 3.6 V power supply Programmable output power

−16 dBm to +13 dBm in 63 steps Receiver sensitivity

−104.2 dBm at 38.4 kbps, FSK −100 dBm at 172.8 kbps, FSK −95.8 dBm at 384 kbps, FSK

Low power consumption 19 mA in receive mode 28 mA in transmit mode (10 dBm output)

On-chip VCO and Fractional-N PLL On-chip, 7-bit ADC and temperature sensor Digital RSSI Integrated TRx switch Leakage current < 1 μA in power-down mode

APPLICATIONS Wireless audio/video Remote control/security systems Wireless metering Keyless entry Home automation

FUNCTIONAL BLOCK DIAGRAM

Tx/RxCONTROL

AGCCONTROL

FSKDEMODULATOR

DATASYNCHRONIZERRSSI 7-BIT ADC

GAIN

DIV R

SERIALPORT

RFOUT

OFFSETCORRECTION

OFFSETCORRECTION

LNA

VCO

PFDCP

OSC1 OSC2

DIVIDERS/MUXING

N/N+1DIV P

MUX

TEMPSENSOR

RING OSCCLKDIV

CLKOUT

TEST MUX

VCOIN CPOUT

BIAS LDO(1:4)

MUXOUTADCINRSET CREG(1:4)

RLNA

RFIN

RFINB

SLE

SDATA

CE

DATA CLK

SREAD

SCLK

INT/LOCK

DATA I/O

FSK MODCONTROL

Σ-∆MODULATOR

LP FILTER

0554

2-00

1

Figure 1.

ADF7025 Data Sheet

Rev. C | Page 2 of 41

TABLE OF CONTENTS Features .............................................................................................. 1

Applications ....................................................................................... 1

Functional Block Diagram .............................................................. 1

Revision History ............................................................................... 2

General Description ......................................................................... 3

Specifications ..................................................................................... 4

Timing Characteristics ..................................................................... 7

Timing Diagrams .......................................................................... 7

Absolute Maximum Ratings ............................................................ 9

ESD Caution .................................................................................. 9

Pin Configuration and Function Descriptions ........................... 10

Typical Performance Characteristics ........................................... 12

Frequency Synthesizer ................................................................... 15

Reference Input Section ............................................................. 15

Choosing Channels for Best System Performance ................. 17

Transmitter ...................................................................................... 18

RF Output Stage .......................................................................... 18

Modulation Scheme ................................................................... 18

Receiver ............................................................................................ 19

RF Front End ............................................................................... 19

RSSI/AGC .................................................................................... 20

FSK Demodulators on the ADF7025 ....................................... 20

FSK Correlator/Demodulator ................................................... 20

Linear FSK Demodulator .......................................................... 22

Automatic Sync Word Recognition ......................................... 22

Applications Section....................................................................... 23

LNA/PA Matching ...................................................................... 23

Transmit Protocol and Coding Considerations ..................... 24

Device Programming after Initial Power-Up ............................. 24

Interfacing to Microcontroller/DSP ........................................ 24

Serial Interface ................................................................................ 27

Readback Format ........................................................................ 27

Registers ........................................................................................... 28

Register 0—N Register ............................................................... 28

Register 1—Oscillator/Filter Register ...................................... 29

Register 2—Transmit Modulation Register ............................ 30

Register 3—Receiver Clock Register ....................................... 31

Register 4—Demodulator Setup Register ............................... 32

Register 5—Sync Byte Register ................................................. 33

Register 6—Correlator/Demodulator Register ...................... 34

Register 7—Readback Setup Register ...................................... 35

Register 8—Power-Down Test Register .................................. 36

Register 9—AGC Register ......................................................... 37

Register 10—AGC 2 Register .................................................... 38

Register 12—Test Register ......................................................... 39

Register 13—Offset Removal and Signal Gain Register ....... 40

Outline Dimensions ....................................................................... 41

Ordering Guide .......................................................................... 41

REVISION HISTORY

9/2016—Rev. B to Rev. C Changes to General Description Section ...................................... 3 Changes to Interfacing to Microcontroller/DSP Section and Figure 34 ........................................................................................... 24

8/2012—Rev. A to Rev. B Changed CP-48-3 Package to CP-48-5 (Throughout) ................. 1 Added EPAD Notation to Figure 6 ............................................... 10 Updated Outline Dimensions ....................................................... 41 Changes to Ordering Guide .......................................................... 41

2/2006—Rev. 0 to Rev. A Replaced Figure 40 ................................................................ Page 29

1/2006—Revision 0: Initial Version

Data Sheet ADF7025

Rev. C | Page 3 of 41

GENERAL DESCRIPTION The ADF7025 is a low power, highly integrated FSK transceiver. It is designed for operation in the license–free ISM bands of 433 MHz, 863 MHz to 870 MHz, and 902 MHz to 928 MHz. The ADF7025 can be used for applications operating under the European ETSI EN300-220 or the North American FCC (Part 15) regulatory standards. The ADF7025 is intended for wideband, high data rate applications with deviation frequencies from 100 kHz to 750 kHz and data rates from 9.6 kbps to 384 kbps. A complete transceiver can be built using a small number of external discrete components, making the ADF7025 very suitable for price-sensitive and area-sensitive applications.

The transmit section contains a VCO and low noise Fractional-N PLL with output resolution of <1 ppm. The VCO operates at twice the fundamental frequency to reduce spurious emissions and frequency pulling problems.

The transmitter output power is programmable in 0.3 dB steps from −16 dBm to +13 dBm. The transceiver RF frequency and modulation are programmable using a simple 3-wire interface. The device operates with a power supply range of 2.3 V to 3.6 V and can be powered down when not in use.

A zero-IF architecture is used in the receiver, minimizing power consumption and the external component count, while avoiding the need for image rejection. The baseband filter (low-pass) has programmable bandwidths of ±300 kHz, ±450 kHz, and ±600 kHz. A high-pass pole at ~60 kHz eliminates the problem of dc offsets that is characteristic of zero-IF architecture.

The ADF7025 supports a wide variety of programmable features, including Rx linearity, sensitivity, and filter bandwidth, allowing the user to trade off receiver sensitivity and selectivity against current consumption, depending on the application.

An on-chip ADC provides readback of an integrated temperature sensor, an external analog input, the battery voltage, or the RSSI signal, which provides savings on an ADC in some applications. The temperature sensor is accurate to ±10°C over the full operating temperature range of −40°C to +85°C. This accuracy can be improved by doing a 1-point calibration at room temperature and storing the result in memory.

ADF7025 Data Sheet

Rev. C | Page 4 of 41

SPECIFICATIONS VDD = 2.3 V to 3.6 V, GND = 0 V, TA = TMIN to TMAX, unless otherwise noted. Typical specifications are at VDD = 3 V, TA = 25°C. All measurements are performed using the EVAL-ADF7025DBZ1 using PN9 data sequence, unless otherwise noted.

Table 1. Parameter Min Typ Max Unit Test Conditions RF CHARACTERISTICS

Frequency Ranges (Direct Output) 862 870 MHz VCO adjust = 0, VCO bias = 10 902 928 VCO adjust = 3, VCO bias = 12 Frequency Ranges (Divide-by-2 Mode) 431 464 MHz See conditions for direct output Phase Frequency Detector Frequency RF/256 24 MHz

TRANSMISSION PARAMETERS Data Rate

FSK 9.6 384 kbps FSK Frequency Deviation 100 311.89 kHz PFD = 10 MHz, direct output

100 748.54 kHz PFD = 24 MHz, direct output 100 374.27 kHz PFD =24 MHz, divide-by-2 mode Deviation Frequency Resolution 221 Hz PFD = 3.625 MHz Gaussian Filter BT 0.5

Transmit Power1 −20 +13 dBm VDD = 3.0 V, TA = 25°C Transmit Power Variation vs. Temperature ±1 dB From −40°C to +85°C Transmit Power Variation vs. VDD ±1 dB From 2.3 V to 3.6 V at 915 MHz, TA = 25°C Transmit Power Flatness ±1 dB From 902 MHz to 928 MHz, 3 V, TA = 25°C Programmable Step Size

−20 dBm to +13 dBm 0.3125 dB Spurious Emissions

Integer Boundary −55 dBc 50 kHz loop B/W Reference −65 dBc

Harmonics Second Harmonic −27 dBc Unfiltered conductive Third Harmonic −21 dBc All Other Harmonics −35 dBc

VCO Frequency Pulling 30 kHz rms DR = 9.6 kbps Optimum PA Load Impedance 39 + j61 Ω FRF = 915 MHz 48 + j54 Ω FRF = 868 MHz 54 + j94 Ω FRF = 433 MHz

RECEIVER PARAMETERS FSK Input Sensitivity At BER = 1E − 3, FRF = 915 MHz,

LNA and PA matched separately2 Sensitivity at 38.4 kbps −104.2 dBm FDEV = 200 kHz, LPF B/W = ±300kHz Sensitivity at 172.8 kbps −100 dBm FDEV = 200 kHz, LPF B/W = ±450kHz Sensitivity at 384 kbps −95.8 dBm FDEV = 450kHz, LPF B/W = ±600kHz

Baseband Filter (Low-Pass) Bandwidths Programmable ±300 kHz ±450 kHz ±600 kHz

LNA and Mixer, Input IP3 Enhanced Linearity Mode +6.8 dBm PIN = −20 dBm, 2 CW interferers Low Current Mode −3.2 dBm FRF = 915 MHz, f1 = FRF + 3 MHz High Sensitivity Mode −35 dBm F2 = FRF + 6 MHz, maximum gain

Rx Spurious Emissions3 −57 dBm <1 GHz at antenna input −47 dBm >1 GHz at antenna input

Data Sheet ADF7025

Rev. C | Page 5 of 41

Parameter Min Typ Max Unit Test Conditions CHANNEL FILTERING

Adjacent Channel Rejection (Offset = ±1 × LP Filter BW Setting)

27 dB Desired signal (38.4 kbps DR, 200 kHz FDEV, ±300 KHz LP filter B/W) 6 dB above the input sensitivity level, CW interferer power level increased until BER = 10−3

Second Adjacent Channel Rejection (Offset = ±2 × LP Filter BW Setting)

40 dB

Third Adjacent Channel Rejection (Offset = ±3 × LP Filter BW Setting)

43 dB

Co-Channel Rejection −2 +24 dB Maximum rejection measured with CW interferer at center of channel

Wideband Interference Rejection 70 dB Swept from 100 MHz to 2 GHz, measured as channel rejection

BLOCKING Desired signal (38.4 kbps DR, 200 kHz FDEV, ±300 KHz LP filter B/W) 6 dB above the input sensitivity level, CW interferer power level increased until BER = 10−3

±1 MHz 42 dB ±2 MHz 51 dB ±10 MHz 64 dB Saturation (Maximum Input Level) 12 dBm FSK mode, BER = 10−3 LNA Input Impedance 24 − j60 Ω FRF = 915 MHz, RFIN to GND

26 − j63 Ω FRF = 868 MHz

71 − j128 Ω FRF = 433 MHz

RSSI Range at Input −100 to

−36 dBm

Linearity ±2 dB Absolute Accuracy ±3 dB Response Time 150 µs

PHASE-LOCKED LOOP VCO Gain 65 MHz/V 902 MHz to 928 MHz band,

VCO adjust = 3, VCO_BIAS_SETTING = 12 83 MHz/V 862 MHz to 870 MHz band,

VCO adjust = 0, VCO_BIAS_SETTING = 10 Phase Noise (In-Band) −89 dBc/Hz PA = 0 dBm, VDD = 3.0 V, PFD = 10 MHz,

FRF = 868 MHz, VCO_BIAS_SETTING = 10 Phase Noise (Out-of-Band) −110 dBc/Hz 1 MHz offset Residual FM 128 Hz From 200 Hz to 20 kHz, FRF = 868MHz PLL Settling Time 40 µs Measured for a 10 MHz frequency step

to within 5 ppm accuracy, PFD = 20 MHz, LBW = 50kHz

REFERENCE INPUT Crystal Reference 3.625 24 MHz External Oscillator 3.625 24 MHz Load Capacitance 33 pF Crystal Start-Up Time 1.0 ms Using 33 pF load capacitors Input Level CMOS

levels

TIMING INFORMATION Chip Enabled to Regulator Ready 10 µs CREG = 100 nF Crystal Oscillator Startup Time 1 ms With 19.2 MHz XTAL Tx to Rx Turnaround Time 150 µs +

(5 × TBIT) Time to synchronized data, includes AGC

settling

ADF7025 Data Sheet

Rev. C | Page 6 of 41

Parameter Min Typ Max Unit Test Conditions LOGIC INPUTS

Input High Voltage, VINH 0.7 × VDD V Input Low Voltage, VINL 0.2 × VDD V Input Current, IINH/IINL ±1 µA Input Capacitance, CIN 10 pF Control Clock Input 50 MHz

LOGIC OUTPUTS Output High Voltage, VOH DVDD − 0.4 V IOH = 500 µA Output Low Voltage, VOL 0.4 V IOL = 500 µA CLKOUT Rise/Fall 5 ns CLKOUT Load 10 pF

TEMPERATURE RANGE, TA −40 +85 °C POWER SUPPLIES

Voltage Supply VDD 2.3 3.6 V All VDD pins must be tied together

Transmit Current Consumption FRF = 915 MHz, VDD = 3.0 V, PA is matched in to 50 Ω

−20 dBm 14.6 mA −10 dBm 15.8 mA 0 dBm 19.3 mA 10 dBm 28 mA

Receive Current Consumption Low Current Mode 19 mA High Sensitivity Mode 21 mA

Power-Down Mode Low Power Sleep Mode 0.1 1 µA

1 Measured as maximum unmodulated power. Output power varies with both supply and temperature. 2 Sensitivity for combined matching network case is typically 2 dB less than separate matching networks. 3 Follow the matching and layout guidelines in the LNA/PA Matching section to achieve the relevant FCC/ETSI specifications.

Data Sheet ADF7025

Rev. C | Page 7 of 41

TIMING CHARACTERISTICS VDD = 3 V ± 10%; VGND = 0 V, TA = 25°C, unless otherwise noted.

Table 2. Parameter1 Limit at TMIN to TMAX Unit Test Conditions/Comments t1 <10 ns SDATA to SCLK setup time t2 <10 ns SDATA to SCLK hold time t3 <25 ns SCLK high duration t4 <25 ns SCLK low duration t5 <10 ns SCLK to SLE setup time t6 <20 ns SLE pulse width t8 <25 ns SCLK to SREAD data valid, readback t9 <25 ns SREAD hold time after SCLK, readback t10 <10 ns SCLK to SLE disable time, readback 1 Guaranteed by design, not production tested.

TIMING DIAGRAMS

SCLK

SLE

DB31 (MSB) DB30 DB2DB1

(CONTROL BIT C2)SDATA

DB0 (LSB)(CONTROL BIT C1)

t6

t1 t2

t3 t4

t5 0554

2-00

2

Figure 2. Serial Interface Timing Diagram

t8

t3

t1 t2

t10

t9

X RV16 RV15 RV2 RV1

SCLK

SDATA

SLE

SREAD

REG7 DB0(CONTROL BIT C1)

0554

2-00

3

Figure 3. Readback Timing Diagram

ADF7025 Data Sheet

Rev. C | Page 8 of 41

RxCLK

DATARxDATA

±1 × DATA RATE/32 1/DATA RATE

0554

2-00

4

Figure 4. RxData/RxCLK Timing Diagram

Data Sheet ADF7025

Rev. C | Page 9 of 41

ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted.

Table 3. Parameter Rating VDD to GND1 −0.3 V to +5 V Analog I/O Voltage to GND −0.3 V to AVDD + 0.3 V Digital I/O Voltage to GND −0.3 V to DVDD + 0.3 V Operating Temperature Range

Industrial (B Version) −40°C to +85°C Storage Temperature Range −65°C to +125°C Maximum Junction Temperature 125°C MLF θJA Thermal Impedance 26°C/W Lead Temperature Soldering

Vapor Phase (60 sec) 235°C Infrared (15 sec) 240°C

1 GND = CPGND = RFGND = DGND = AGND = 0 V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

This device is a high performance, RF integrated circuit with an ESD rating of <2 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

ESD CAUTION

ADF7025 Data Sheet

Rev. C | Page 10 of 41

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

0554

2-00

6

NOTES1. CONNECT THE EXPOSED PAD TO GND.

123

CLKOUTDATA CLK

DATA I/O4 INT/LOCK5 VDD26 VREG27 ADCIN

242322212019181716151413

CE

TE

ST

_AG

ND

4F

ILT

_QF

ILT

_Q

GN

D4

FIL

T_I

FIL

T_I

MIX

_Q

MIX

_QM

IX_I

MIX

_I

4445464748 43 42 41 40 39 38 37

GN

D

VC

O G

ND

GN

DG

ND

1

CV

CO

VD

D

CP

OU

TV

RE

G3

VD

D3

OS

C1

OS

C2

MU

XO

UT

25GND426VREG4

27RSET

28VDD429RLNA

30RFINB

31RFIN

32RFGND33RFOUT

34VDD1

35VREG1

36VCOIN

8 GND29 SCLK

10 SREAD

11 SDATA12 SLE

TOP VIEW(Not to Scale)

ADF7025

Figure 5. Pin Configuration

Table 4. Pin Function Descriptions Pin No. Mnemonic Description 1 VCOIN The tuning voltage on this pin determines the output frequency of the voltage-controlled oscillator (VCO).

The higher the tuning voltage, the higher the output frequency. 2 VREG1 Regulator Voltage for PA Block. A 100 nF in parallel with a 5.1 pF capacitor should be placed between this pin

and ground for regulator stability and noise rejection. 3 VDD1 Voltage Supply for PA Block. Decoupling capacitors of 0.1 μF and 10 pF should be placed as close as possible

to this pin. All VDD pins should be tied together. 4 RFOUT The modulated signal is available at this pin. Output power levels are from −20 dBm to +13 dBm. The output

should be impedance-matched to the desired load using suitable components. See the Transmitter section. 5 RFGND Ground for Output Stage of Transmitter. 6 RFIN LNA Input for Receiver Section. Input matching is required between the antenna and the differential LNA

input to ensure maximum power transfer. See the LNA/PA Matching section. 7 RFINB Complementary LNA Input. See the LNA/PA Matching section. 8 RLNA External bias resistor for LNA. Optimum resistor is 1.1 kΩ with 5% tolerance. 9 VDD4 Voltage supply for LNA/MIXER Block. This pin should be decoupled to ground with a 10 nF capacitor. 10 RSET External Resistor to Set Charge Pump Current and Some Internal Bias Currents. Use 3.6 kΩ with 5% tolerance. 11 VREG4 Regulator Voltage for LNA/MIXER Block. A 100 nF capacitor should be placed between this pin and GND for

regulator stability and noise rejection. 12 GND4 Ground for LNA/MIXER Block. 13 to 18 MIX/FILT Signal Chain Test Pins. These pins are high impedance under normal conditions and should be left unconnected. 19, 22 GND4 Ground for LNA/MIXER Block. 20, 21, 23 FILT/TEST_A Signal Chain Test Pins. These pins are high impedance under normal conditions and should be left unconnected. 24 CE Chip Enable. Bringing CE low puts the ADF7025 into complete power-down. Register values are lost when CE

is low, and the part must be reprogrammed once CE is brought high. 25 SLE Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the

four latches. A latch is selected using the control bits. 26 SDATA Serial Data Input. The serial data is loaded MSB first with the two LSBs as the control bits. This pin is a high

impedance CMOS input. 27 SREAD Serial Data Output. This pin is used to feed readback data from the ADF7025 to the microcontroller. The SCLK

input is used to clock each readback bit (ADC readback) from the SREAD pin. 28 SCLK Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into

the 24-bit shift register on the CLK rising edge. This pin is a digital CMOS input.

Data Sheet ADF7025

Rev. C | Page 11 of 41

Pin No. Mnemonic Description 29 GND2 Ground for Digital Section. 30 ADCIN Analog-to-Digital Converter Input. The internal 7-bit ADC can be accessed through this pin. Full scale is 0 V to

1.9 V. Readback is made using the SREAD pin. 31 VREG2 Regulator Voltage for Digital Block. A 100 nF in parallel with a 5.1 pF capacitor should be placed between this

pin and ground for regulator stability and noise rejection. 32 VDD2 Voltage Supply for Digital Block. A decoupling capacitor of 10 nF should be placed as close as possible to this

pin. 33 INT/LOCK Bidirectional Pin. In output mode (interrupt mode), the ADF7025 asserts the INT/LOCK pin when it has found

a match for the preamble sequence. In input mode (lock mode), the microcontroller can be used to lock the demodulator threshold when a valid preamble has been detected. Once the threshold is locked, NRZ data can be reliably received. In this mode, a demodulator lock can be asserted with minimum delay.

34 DATA I/O Transmit Data Input/Received Data Output. This is a digital pin, and normal CMOS levels apply. 35 DATA CLK In receive mode, the pin outputs the synchronized data clock. The positive clock edge is matched to the

center of the received data. 36 CLKOUT A Divided-Down Version of the Crystal Reference with Output Driver. The digital clock output can be used to

drive several other CMOS inputs, such as a microcontroller clock. The output has a 50:50 mark-space ratio. 37 MUXOUT This pin provides the LOCK_DETECT signal, which is used to determine if the PLL is locked to the correct

frequency. Other signals include REGULATOR_READY, which is an indicator of the status of the serial interface regulator.

38 OSC2 The reference crystal should be connected between this pin and OSC1. A TCXO reference can be used by driving this pin with CMOS levels and disabling the crystal oscillator.

39 OSC1 The reference crystal should be connected between this pin and OSC2. 40 VDD3 Voltage Supply for the Charge Pump and PLL Dividers. This pin should be decoupled to ground with a 0.01 µF

capacitor. 41 VREG3 Regulator Voltage for Charge Pump and PLL Dividers. A 100 nF in parallel with a 5.1 pF capacitor should be

placed between this pin and ground for regulator stability and noise rejection. 42 CPOUT Charge Pump Output. This output generates current pulses that are integrated in the loop filter. The

integrated current changes the control voltage on the input to the VCO. 43 VDD Voltage Supply for VCO Tank Circuit. This pin should be decoupled to ground with a 0.01 µF capacitor. 44 to 47 GND Grounds for VCO Block. 48 CVCO A 22 nF capacitor should be placed between this pin and VREG1 to reduce VCO noise. EPAD Exposed Pad. Connect the exposed pad to GND.

ADF7025 Data Sheet

Rev. C | Page 12 of 41

TYPICAL PERFORMANCE CHARACTERISTICS

100Hz 10Hz

0554

2-00

7

FREQUENCY OFFSET

CARRIER POWER 6.11dBmREF –60dBc/Hz 10.00dB/

ATTEN 2.00dB MKR1 10.00KHz–88.46dBc/Hz

1

Figure 6. Phase Noise Response at 915 MHz, VDD = 3.0 V, ICP = 0.867 mA

CENTER 915.00MHz#RES BW 10kHz

VBW 10kHz SPAN 5MHzSWEEP 60.32ms (601pts)

0554

2-00

8

REF 10dBmNORM LOG 10dB/ ATTEN 20dB

MKR1 400Hz0.69dB

11R

Figure 7. Output Spectrum in FSK Modulation (915 MHz, 172.8 kbps Data Rate, 200 kHz Frequency Deviation)

–1500 –1200 –600 –300 300 600 1200 1500

0

–50–1800 –900 0 900 1800

FREQUENCY (KHz)

AT

TE

NU

AT

ION

LE

VE

L(d

B)

–45

–40

–35

–30

–25

–20

–15

–10

–5

±600KHzFILTER B/W

±450KHzFILTER B/W

±300KHzFILTER B/W

0554

2-00

9

Figure 8. Baseband Filter Response

STOP 10.000GHzSWEEP 16.52ms (601pts)

MKR4 3.482GHzSWEEP 16.52ms (601pts)

START 100MHzRES BW 3MHz

REF 10dBmPEAKLOG10dB/

VBW 3MHz

ATTEN 20dB

1

3

4

REF LEVEL10.00dBm

0554

2-01

0

Figure 9. Harmonic Response, RFOUT Matched to 50 Ω, No Filter

STOP 5.000GHzSWEEP 5.627s (601pts)

∆ Mkr1 1.834GHz–62.57dB

START 800MHz#RES BW 30kHz

REF 15dBm ATTEN 30dB

VBW 30kHz

NORMLOG

10dB/

LgAv

W1S2S3FC

AA£(f):FTunSwp

1R

1

MARKER ∆1.834000000GHz–62.57dB

0554

2-01

1

Figure 10. Harmonic Response, Murata Dielectric Filter

PA SETTING

1 5 9 13 17 21 25 29 33 37 41 45 49 53 57 61

PA

OU

TP

UT

PO

WE

R

20

10

15

0

5

–10

–5

–20

–15

–25

11µA

9µA

5µA

7µA

0554

2-05

3

Figure 11. PA Output Power vs. Setting

Data Sheet ADF7025

Rev. C | Page 13 of 41

0554

2-01

4

20–120 –100 –80 –60 –40 –20 0

20

–20

–60

0

–40

–80

–100

–120

ACTUAL INPUT LEVEL

RSSI READBACK LEVEL

RF I/P (dB)

RS

SI

LE

VE

L (

dB

)

Figure 12. Digital RSSI Readback

–10

0

10

20

30

40

50

60

70

–12 –6 0 6 12

0554

2-01

3

OFFSET OF INTERFERER FROM WANTED SIGNAL (MHz)

LE

VE

LO

F R

EJE

CT

ION

(dB

)

Figure 13. Wideband Interference Rejection; Wanted Signal (901 MHz, 38.4 kbps Data Rate, 200 kHz Frequency Deviation) at 6 dB Above Sensitivity

Point; Interferer = CW Jammer

0554

2-01

5

RF I/P LEVEL (dBm)

BE

R

–8

–7

–6

–5

–4

–3

–2

–1

0

–115 –110 –105 –100 –95 –90 –85

2.3V, +25°C3V, +25°C3.6V, +25°C2.3V, –40°C3V, –40°C3.6V, –40°C2.3V, +85°C3V, +85°C3.6V, +85°C

Figure 14. Sensitivity vs. VDD and Temperature (172.8 kbps Data Rate, 200 kHz Frequency Deviation, Baseband Bandwidth ±600 kHz)

–8

–7

–6

–5

–4

–3

–2

–1

0

–116 –108 –100 –90 –78

0554

2-01

6

RF I/P LEVEL (dBm)

LO

G(B

ER

)

DATA RATE = 384k, FDEV = 450kDATA RATE = 172k, FDEV = 200kDATA RATE = 38.4k, FDEV = 200k

Figure 15. BER vs. Data Rate (Combined Matching Network)

0554

2-01

7

DEVIATION FREQUENCY (kHz)

SE

NS

ITIV

ITY

PO

INT

(dB

m)

= CORRELATOR= LINEAR

–100

–95

–90

–85

–80

–75

–70

–65

–60

–55

–50

0 50 100 150 200 250 300 350 400 450 500 550 600 650 700 750 800

Figure 16. Sensitivity vs. Mod Index (Data Rate = 384 kbps, Baseband Filter Bandwidth = ±600 kHz), for Both Demodulator Types

–105

–100

–95

–90

–85

–80

–75

–70

–65

–60

0 50 100 150 200 250 300 350 400 450 500 550 600

0554

2-01

8

DEVIATION FREQUENCY (kHz)

SE

NS

ITIV

ITY

PO

INT

(dB

m)

= CORRELATOR= LINEAR= CORRELATOR= LINEAR

BB BW = ±450kHz BB BW = ±600kHz

Figure 17. Sensitivity vs. Mod Index (Data Rate = 172.8 kbps), for Both Demodulator Types

ADF7025 Data Sheet

Rev. C | Page 14 of 41

–110

–105

–100

–95

–90

–85

–80

–75

–70

–65

–60

0 50 100 150 200 250 300 350 400 450 500 550 600

0554

2-05

2

DEVIATION FREQUENCY (kHz)

SE

NS

ITIV

ITY

PO

INT

(dB

m)

= CORRELATOR= LINEAR

BB BW =±300kHz

BB BW =±450kHz

BB BW =±600kHz

Figure 18. Sensitivity vs. Mod Index (Data Rate = 38.4 kbps), for both Demodulator Types

Data Sheet ADF7025

Rev. C | Page 15 of 41

FREQUENCY SYNTHESIZER REFERENCE INPUT SECTION The on-board crystal oscillator circuitry (see Figure 19) can use an inexpensive quartz crystal as the PLL reference. The oscillator circuit is enabled by setting R1_DB12 high. It is enabled by default on power-up and is disabled by bringing CE low. Errors in the crystal can be corrected by adjusting the Fractional-N value (see the N Counter section). A single-ended reference (TCXO, CXO) can also be used. The CMOS levels should be applied to OSC2 with R1_DB12 set low.

OSC1

CP1CP2

OSC2

0554

2-01

9

Figure 19. Oscillator Circuit on the ADF7025

Two parallel resonant capacitors are required for oscillation at the correct frequency; their values are dependent on the crystal specification. They should be chosen so that the series value of capacitance added to the PCB track capacitance adds up to the load capacitance of the crystal, usually 20 pF. Track capacitance values vary from 2 pF to 5 pF, depending on board layout. Where possible, choose capacitors that have a very low temperature coefficient to ensure stable frequency operation over all conditions.

CLKOUT Divider and Buffer

The CLKOUT circuit takes the reference clock signal from the oscillator section, shown in Figure 20, and supplies a divided-down 50:50 mark-space signal to the CLKOUT pin. An even divide from 2 to 30 is available. This divide number is set in R1_DB[8:11]. On power-up, the CLKOUT defaults to divide-by-8.

DVDD

CLKOUTENABLE BIT

CLKOUTOSC1 DIVIDER1 TO 15

÷2

0554

2-02

0

Figure 20. CLKOUT Stage

To disable CLKOUT, set the divide number to 0. The output buffer can drive up to a 20 pF load with a 10% rise time at 4.8 MHz. Faster edges can result in some spurious feedthrough to the output. A small series resistor (50 Ω) can be used to slow the clock edges to reduce these spurs at FCLK.

R Counter

The 3-bit R counter divides the reference input frequency by an integer from 1 to 7. The divided-down signal is presented as the reference clock to the phase frequency detector (PFD). The divide ratio is set in Register 1. Maximizing the PFD frequency reduces the N value. This reduces the noise multiplied at a rate of 20 log(N) to the output, as well as reducing occurrences of spurious components. The R register defaults to R = 1 on power-up.

PFD [Hz] = XTAL/R

MUXOUT and Lock Detect

The MUXOUT pin allows the user to access various digital points in the ADF7025. The state of MUXOUT is controlled by Bits R0_DB[29:31].

Regulator Ready

Regulator ready is the default setting on MUXOUT after the transceiver has been powered up. The power-up time of the regulator is typically 50 μs. Because the serial interface is powered from the regulator, the regulator must be at its nominal voltage before the ADF7025 can be programmed. The status of the regulator can be monitored at MUXOUT. When the regulator ready signal on MUXOUT is high, programming of the ADF7025 can begin.

REGULATOR READY

DIGITAL LOCK DETECT

ANALOG LOCK DETECT

R COUNTER OUTPUT

N COUNTER OUTPUT

PLL TEST MODES

Σ-∆ TEST MODES

MUX CONTROL

DGND

DVDD

MUXOUT

0554

2-02

1

Figure 21. MUXOUT Circuit

Digital Lock Detect

Digital lock detect is active high. The lock detect circuit is located at the PFD. When the phase error on five consecutive cycles is less than 15 ns, lock detect is set high. Lock detect remains high until a 25 ns phase error is detected at the PFD. Because no external components are needed for digital lock detect, it is more widely used than analog lock detect.

ADF7025 Data Sheet

Rev. C | Page 16 of 41

Analog Lock Detect

This N-channel open-drain lock detect should be operated with an external pull-up resistor of 10 kΩ nominal. When a lock has been detected, this output is high with narrow low-going pulses.

Voltage Regulators

The ADF7025 contains four regulators to supply stable voltages to the part. The nominal regulator voltage is 2.3 V. Each regulator should have a 100 nF capacitor connected between VREG and GND. When CE is high, the regulators and other associated circuitry are powered on, drawing a total supply current of 2 mA. Bringing the chip-enable pin low disables the regulators, reduces the supply current to less than 1 μA, and erases all values held in the registers. The serial interface operates from a regulator supply; therefore, to write to the part, the user must have CE high and the regulator voltage must be stabilized. Regulator status (VREG4) can be monitored using the regulator ready signal from MUXOUT.

Loop Filter

The loop filter integrates the current pulses from the charge pump to form a voltage that tunes the output of the VCO to the desired frequency. It also attenuates spurious levels generated by the PLL. A typical loop filter design is shown in Figure 22.

CHARGEPUMP OUT

VCO

0554

2-02

2

Figure 22. Typical Loop Filter Configuration

In general, a loop filter bandwidth (LBW) of between the data rate and twice the data rate is recommended. Widening the LBW excessively reduces the time spent jumping between frequencies, but it can cause insufficient spurious attenuation. Narrow-loop bandwidths can result in the loop taking long periods of time to attain lock. For the ADF7025 in receive mode, the loop filter bandwidth affects the close-in blocking perform-ance. The narrower the bandwidth of the loop filter, the greater the close-in interference resilience of the receiver.

Careful design of the loop filter is critical to obtaining accurate FSK modulation. The free design tool ADIsimPLL can be used to design loop filters for the ADF7025.

N Counter

The feedback divider in the ADF7025 PLL consists of an 8-bit integer counter and a 14-bit Σ-Δ Fractional-N divider. The integer counter is the standard pulse-swallow type common in PLLs. This sets the minimum integer divide value to 31.

The fractional divide value gives very fine resolution at the output, where the output frequency of the PLL is calculated as

)2

( 15

NFractionalNInteger

RXTALFOUT

VCO

4N

THIRD-ORDERΣ-∆ MODULATOR

PFD/CHARGE

PUMP

4R

INTEGER-NFRACTIONAL-N

REFERENCE IN

0554

2-02

3

Figure 23. Fractional-N PLL

The combination of the Integer-N (maximum = 255) and the Fractional-N (maximum = 16383/16384) gives a maximum N divider of 255 + 1. Therefore, the minimum usable PFD is

PDFMIN [Hz] = Maximum Required Output Frequency/(255 + 1)

For example, when operating in the European 868 MHz to 870 MHz band, PFDMIN equals 3.4 MHz.

Voltage Controlled Oscillator

To minimize spurious emissions, the on-chip VCO operates from 1732 MHz to 1856 MHz. The VCO signal is then divided by 2 to give the required frequency for the transmitter and the required LO frequency for the receiver.

The VCO should be re-centered, depending on the required frequency of operation, by programming the VCO adjust bits R1_DB[20:21].

For operation in the 862 MHz to 870 MHz band, it is recom-mended to use a VCO bias of at least Setting 10 and to set the VCO adjust bit to Setting 0. For operation in the 902 MHz to 928 MHz band, it is recommended to use a VCO bias of at least Setting 12 and to set the VCO adjust bit to Setting 3. This is to ensure correct operation under all conditions.

The VCO is enabled as part of the PLL by the PLL-enable bit, R0_DB28.

An additional frequency divide-by-2 is included to allow operation in the lower 431 MHz to 464 MHz bands. To enable operation in these bands, R1_DB13 should be set to 1. The VCO needs an external 22 nF between the VCO and the regulator to reduce internal noise.

Data Sheet ADF7025

Rev. C | Page 17 of 41

VCO Bias Current

VCO bias current can be adjusted using Bit R1_DB19 to Bit R1_DB16. To ensure VCO oscillation under all conditions, the minimum bias current setting is Setting 12 (0xC).

431 MHz to 464 MHz Operation

For operation in the 431 MHz to 464 MHz band, the frequency divide-by-2 has to be enabled. It is enabled by R1_DB13. Because this divide is external to the synthesizer loop, the feedback divider number (N + F) should be programmed to a value twice the desired RF output frequency.

VCOLOOP FILTER MUX

VCO SELECT BIT

TO PA ANDN DIVIDER

VCO BIASR1_DB (16:19)

220µF

CVCO PIN

÷2÷2

0554

2-02

4

Figure 24. Voltage Controlled Oscillator

CHOOSING CHANNELS FOR BEST SYSTEM PERFORMANCE The Fractional-N PLL allows the selection of any channel within 862 MHz to 928 MHz (and 431 MHz to 464 MHz using divide-by-2) to a resolution of <300 Hz. This also facilitates frequency-hopping systems.

Careful selection of the RF transmit channels must be made to achieve best spurious performance. The architecture of fractional-N results in some level of the nearest integer channel moving through the loop to the RF output. These beat-note spurs are not attenuated by the loop, if the desired RF channel and the nearest integer channel are separated by a frequency of less than the LBW.

The occurrence of beat-note spurs is rare, because the integer frequencies are at multiples of the reference, which is typically >10 MHz.

Beat-note spurs can be significantly reduced in amplitude by avoiding very small or very large values in the fractional register, using the frequency doubler. By having a channel 1 MHz away from an integer frequency, a 100 kHz loop filter can reduce the level to less than −45 dBc.

ADF7025 Data Sheet

Rev. C | Page 18 of 41

TRANSMITTER RF OUTPUT STAGE The PA of the ADF7025 is based on a single-ended, controlled current, open-drain amplifier that has been designed to deliver up to 13 dBm into a 50 Ω load at a maximum frequency of 928 MHz.

The PA output current and, consequently, the output power are programmable over a wide range. The PA configuration is shown in Figure 25. The output power is independent of the state of the DATA I/O pin. The output power is set using Bits R2_DB[9:14].

IDAC

2

6R2_DB(9:14)

R2_DB4

R2_DB5

DIGITALLOCK DETECT

R2_DB(30:31)

+

RFGND

RFOUT

FROM VCO 0554

2-02

5

Figure 25. PA Configuration

The PA is equipped with overvoltage protection, which makes it robust in severe mismatch conditions. Depending on the application, one can design a matching network for the PA to exhibit optimum efficiency at the desired radiated output power level for a wide range of different antennas, such as loop or monopole antennas. See the LNA/PA Matching section for details.

PA Bias Currents

Control Bits R2_DB [30:31] facilitate an adjustment of the PA bias current to further extend the output power control range, if necessary. If this feature is not required, the default value of 7 μA is recommended. The output stage is powered down by resetting Bit R2_DB4.

MODULATION SCHEME Frequency Shift Keying (FSK)

Frequency shift keying is implemented by setting the N value for the center frequency and then toggling this with the TxData line. The deviation from the center frequency is set using Bits R2_DB[15:23]. The deviation from the center frequency in Hz is

142[Hz]

NumberModulationPFDFSKDEVIATION

where Modulation Number is a number from 1 to 511 (R2_DB(15:23)).

Select FSK using Bits R2_DB[6:8].

VCO

÷N

THIRD-ORDERΣ-∆ MODULATOR

PFD/CHARGE

PUMP

4R

INTEGER-NFRACTIONAL-N

PA STAGE

–FDEV

+FDEV

TxDATA

FSK DEVIATIONFREQUENCY

0554

2-02

6

Figure 26. FSK Implementation

Modulation Index

The choice of deviation frequency for a given data rate is critical to get optimum sensitivity performance from the ADF7025. The modulation index (MI) of an FSK modulated signal is defined as

[bps][Hz]2

RateDataDeviationFrequency

MI

It is recommended to use a MI > 1 for the ADF7025. The variation of receiver sensitivity with modulation index, for various data rates, can be observed in Figure 16, Figure 17, and Figure 18.

Data Sheet ADF7025

Rev. C | Page 19 of 41

RECEIVER RF FRONT END The ADF7025 is based on a fully integrated, zero-IF receiver architecture. The zero-IF architecture minimizes power consumption and the external component count while avoiding the need for image rejection.

Figure 27 shows the structure of the receiver front end. The numerous programming options allow users to trade off sensitivity, linearity, and current consumption against each other in the way best suitable for their applications. To achieve a high level of resilience against spurious reception, the LNA features a differential input. Switch SW2 shorts the LNA input when transmit mode is selected (R0_DB27 = 0). This feature facilitates the design of a combined LNA/PA matching network, avoiding the need for an external Rx/Tx switch. See the LNA/PA Matching section for details on the design of the matching network.

SW2 LNA

RFIN

RFINB

Tx/Rx SELECT[R0_DB27]

LNA MODE[R6_DB15]

LNA CURRENT[R6_DB(16:17)]

MIXER LINEARITY[R6_DB18]

LO

I (TO FILTER)

Q (TO FILTER)

LNA GAIN[R9_DB(20:21)]

LNA/MIXER ENABLE[R8_DB6] 05

542-

027

Figure 27. ADF7025 RF Front End

The LNA is followed by a quadrature downconversion mixer, which converts the RF signal direct to baseband. The output frequency of the synthesizer must be programmed to the value equal to the center frequency of the received channel.

The LNA has two basic operating modes: high gain/low noise mode and low gain/low power mode. To switch between the two modes, use the LNA_MODE bit, R6_DB15. The mixer is also configurable between a low current and an enhanced linearity mode using the MIXER_LINEARITY bit, R6_DB18.

Based on the specific sensitivity and linearity requirements of the application, it is recommended to adjust control bits LNA_MODE (R6_DB15) and MIXER_LINEARITY (R6_DB18).

The gain of the LNA is configured by the LNA_GAIN field, R9_DB[20:21] and can be set by either the user or the automatic gain control (AGC) logic.

Filter Settings/Calibration

Out-of-band interference is rejected by means of a fifth-order, low-pass filter (LPF). The bandwidth of the filter can be programmed to be ±300 kHz, ±450 kHz, or ±600 kHz by means of Control Bits R1_DB[22:23] and should be chosen as a compromise between interference rejection and attenuation of the desired signal. A high-pass filter is also included as part of the low-pass filter to prevent against dc offset problems. The bandwidth of this filter is ~60 kHz. To avoid significant loss of FSK modulated signal in the filter, the frequency deviation needs to be significantly larger than this pole (refer to the Modulation Index section). The minimum allowable frequency deviation is 100 kHz.

To compensate for manufacturing tolerances, the LPF should be calibrated once after power-up. The LPF calibration logic requires that the LPF divider in Bits R6_DB[20:28] be set depending on the crystal frequency. Once initiated by setting Bit R6_DB19, the calibration is performed automatically without any user intervention. The calibration time is 200 μs, during which the ADF7025 should not be accessed. It is important not to initiate the calibration cycle before the crystal oscillator has fully settled. If the AGC loop is disabled, the gain of LPF can be set to three levels using the FILTER_GAIN field, R9_DB[20:21]. The filter gain is adjusted automatically, if the AGC loop is enabled.

ADF7025 Data Sheet

Rev. C | Page 20 of 41

RSSI/AGC The RSSI is implemented as a successive compression log amp following the baseband channel filtering. The log amp achieves ±3 dB log linearity. It also doubles as a limiter to convert the signal-to-digital levels for the FSK demodulator. Offset correction is achieved using a switched capacitor integrator in feedback around the log amp. This uses the BB offset clock divide. The RSSI level is converted for user readback and digitally controlled AGC by an 80-level (7-bit) flash ADC. This level can be converted to input power in dBm.

1

IFWR IFWR IFWR IFWR

LATCHA A A

R

CLK

ADC

OFFSETCORRECTION

RSSIDEMOD

FSKDEMOD

0554

2-02

8

Figure 28. RSSI Block Diagram

Offset Correction Clock

In Register 3, the user should set the BB offset clock divide bits R3_DB[4:5] to give an offset clock between 1 MHz and 2 MHz, where BBOS _CLK [Hz] = XTAL/(BBOS_CLK_DIVIDE).

BBOS_CLK_DIVIDE can be set to 4, 8, or 16.

AGC Information

In Register 9, the user should select automatic gain control by selecting Auto In R9_DB18 and Auto In R9_DB19. The user should then program AGC Low Threshold R9_DB[4:10] and AGC High Threshold R9_DB[11:17]. The default values for the low and high thresholds are 30 and 70, respectively; however, these are not the optimum settings for all operating conditions. The recommended values for the low and high thresholds are 15 and 79, respectively. In the AGC 2 register (Register 10), the user should program the AGC delay to be long enough to allow the loop to settle. The default/recommended value is 10.

XTALDIVIDECLKSEQDELAYAGC

TIMEWAITAGC___

__

AGC Settling = AGC_WAIT_TIME × Number of Gain Changes

Thus, in the worst case, if the AGC loop has to go through all five gain changes, AGC delay = 10, and SEQ_CLK = 200 kHz, then AGC settling = 10 × 5 μs × 5 = 250 μs. Minimum AGC_WAIT_TIME must be at least 25 μs.

RSSI Formula (Converting to dBm) INPUT_POWER [dBm] = −98 dBm + (READBACK_CODE + GAIN_MODE_CORRECTION) × 0.5

where: READBACK_CODE is given by Bit RV7 to Bit RV1 in the readback register (see the Readback Format section). GAIN_MODE_CORRECTION is given by the values in Table 5.

LNA gain and filter gain (LG2/LG1, FG2/FG1) are also obtained from the readback register.

Table 5. Gain Mode Correction

LNA Gain (LG2, LG1) Filter Gain (FG2, FG1) Gain Mode Correction

H (11) H (10) 0 M (10) H (10) 17 M (10) M (01) 53 M (10) L (00) 65 L (01) L (00) 90 EL (00) L (00) 113

These numbers are for an unmodulated tone. For a modulated signal, the RSSI readback may have to be adjusted to get the required accuracy. An additional factor should also be introduced to account for losses in the front-end matching network/antenna.

FSK DEMODULATORS ON THE ADF7025 The two FSK demodulators on the ADF7025 are

FSK correlator/demodulator

Linear demodulator

Select these using the Demod Select Bits R4_DB[4:5].

FSK CORRELATOR/DEMODULATOR The quadrature outputs of the IF filter are first limited and then fed to a pair of digital frequency correlators that perform band-pass filtering of the binary FSK frequencies at (IF + FDEV) and (IF − FDEV). Data is recovered by comparing the output levels from each of the two correlators. The performance of this frequency discriminator approximates that of a matched filter detector, which is known to provide optimum detection in the presence of AWGN.

PO

ST

DE

MO

D F

ILT

ER

DA

TAS

YN

CH

RO

NIZ

ER

– FDEV + FDEV

I 0

Q

LIMITERS

0

DB(4:13) DB(8:15)DB(14)

Rx DATA

Rx CLK

SLICERFREQUENCY CORRELATOR

+

–

0554

2-02

9

Figure 29. FSK Correlator/Demodulator Block Diagram

Data Sheet ADF7025

Rev. C | Page 21 of 41

Postdemodulator Filter

A second-order, digital low-pass filter removes excess noise from the demodulated bit stream at the output of the discriminator. The bandwidth of this postdemodulator filter is programmable and must be optimized for the user’s data rate. If the bandwidth is set too narrow, performance is degraded due to intersymbol interference (ISI). If the bandwidth is set too wide, excess noise degrades the receiver’s performance. Typically, the 3 dB bandwidth of this filter is set at approximately 0.75 times the user’s data rate, using Bits R4_DB[6:15].

Bit Slicer

The received data is recovered by the threshold detecting the output of the postdemodulator low-pass filter. In the correlator/ demodulator, the binary output signal levels of the frequency discriminator are always centered on 0. Therefore, the slicer threshold level can be fixed at 0, and the demodulator performance is independent of the run-length constraints of the transmit data bit stream. This results in robust data recovery, which does not suffer from the classic baseline wander problems that exist in more traditional FSK demodulators.

Data Synchronizer

An oversampled digital PLL is used to resynchronize the received bit stream to a local clock. The oversampled clock rate of the PLL (CDR_CLK) must be set at 32 times the data rate. See the Register 3—Receiver Clock Register section for a definition of how to program. The clock recovery PLL can accommodate frequency errors of up to ±2%.

FSK Correlator Register Settings

To enable the FSK correlator/demodulator, Bits R4_DB[5:4] should be set to 01. To achieve best performance, the bandwidth of the FSK correlator must be optimized for the specific deviation frequency that is used by the FSK transmitter.

The discriminator BW is controlled in Register 6 by R6_DB[4:13] and is defined as

DISCRIMINATOR_BW = DEMOD_CLK/(4 × FDEV)

where: DEMOD_CLK is as defined in the Register 3—Receiver Clock Register section. FDEV is the deviation from the carrier frequency in FSK modulation.

Postdemodulator Bandwidth Register Settings

The 3 dB bandwidth of the postdemodulator filter is controlled by Bits R4_DB[6:15] and is given by

CLKDEMODF

SETTINGBWDEMODPOST CUTOFF

_22

___10 ×π×

=

where FCUTOFF is the target 3 dB bandwidth in Hz of the post-demodulator filter. This should typically be set to 0.75 times the data rate (DR).

Some sample settings for the FSK correlator/demodulator are

DEMOD_CLK = 11.0592 MHz DR = 200 kbps FDEV = 300 kHz

Therefore,

FCUTOFF = 0.75 × 200 × 103 Hz POST_DEMOD_BW = 211 × π × 150 × 103 Hz/(11.0592 MHz) POST_DEMOD_BW = Round (87.266) = 87

and

DISCRIMINATOR_BW = (11.0592 MHz )/(4 × 300 × 103) = 9.21 = 9 (rounded to the nearest integer)

Table 6. Register Settings Setting Name Register Address Value POST_DEMOD_BW R4_DB[6:15] 0x09 DISCRIMINATOR_BW R6_DB[4:13] 0x58

ADF7025 Data Sheet

Rev. C | Page 22 of 41

LINEAR FSK DEMODULATOR A block diagram of the linear FSK demodulator is shown in Figure 30.

AV

ER

AG

ING

FIL

TE

R

EN

VE

LO

PE

DE

TE

CT

OR

SLICER

FREQ

0Hz

LEVELI

Q

LIMITER

7MUX 1

ADC RSSI OUTPUT

LINEAR DISCRIMINATOR

DB(6:15)

Rx DATA

+

–

0554

2-03

0

Figure 30. Block Diagram of Linear FSK Demodulator

This method of frequency demodulation is useful when very short preamble length is required.

A digital frequency discriminator provides an output signal that is linearly proportional to the frequency of the limiter outputs. The discriminator output is then filtered and averaged using a combined averaging filter and envelope detector. The demodu-lated FSK data is recovered by threshold-detecting the output of the averaging filter, as shown in Figure 30. In this mode, the slicer output shown in Figure 30 is routed to the data synchro-nizer PLL for clock synchronization. To enable the linear FSK demodulator, Bits R4_DB[4:5] are set to [00].

The 3 dB bandwidth of the postdemodulation filter is set in the same way as the FSK correlator/demodulator, which is set in R4_DB[6:15] and is defined as

CLKDEMOD

FSETTINGBWDEMODPOST

CUTOFF

_

22___

10

where: FCUTOFF is the target 3 dB bandwidth in Hz of the postdemodulator filter. DEMOD_CLK is as defined in the Register 3—Receiver Clock Register section.

AUTOMATIC SYNC WORD RECOGNITION The ADF7025 also supports automatic detection of the sync or ID fields. To activate this mode, the sync (or ID) word must be preprogrammed into the ADF7025. In receive mode, this preprogrammed word is compared to the received bit stream and, when a valid match is identified, the external pin INT/LOCK is asserted by the ADF7025.

This feature can be used to alert the microprocessor that a valid channel has been detected. It relaxes the computational require-ments of the microprocessor and reduces the overall power consumption. The INT/LOCK is automatically de-asserted again after nine data clock cycles.

The automatic sync/ID word detection feature is enabled by selecting Demod Mode 2 or Demod Mode 3 in the demodulator setup register. Do this by setting R4_DB[25:23] = [010] or R4_DB[25:23] = [011]. Bits R5_DB[4:5] are used to set the length of the sync/ID word, which can be either 12 bits, 16 bits, 20 bits, or 24 bits long. The transmitter must transmit the MSB of the sync byte first and the LSB last to ensure proper alignment in the receiver sync byte detection hardware.

For systems using FEC, an error tolerance parameter can also be programmed that accepts a valid match when up to three bits of the word are incorrect. The error tolerance value is assigned in R5_DB[6:7].

Data Sheet ADF7025

Rev. C | Page 23 of 41

APPLICATIONS SECTION LNA/PA MATCHING The ADF7025 exhibits optimum performance in terms of sensitivity, transmit power, and current consumption only if its RF input and output ports are properly matched to the antenna impedance. For cost-sensitive applications, the ADF7025 is equipped with an internal Rx/Tx switch, which facilitates the use of a simple combined passive PA/LNA matching network. Alternatively, an external Rx/Tx switch, such as the Analog Devices ADG919, can be used, which yields a slightly improved receiver sensitivity and lower transmitter power consumption.

External Rx/Tx Switch

Figure 31 shows a configuration using an external Rx/Tx switch. This configuration allows an independent optimization of the matching and filter network in the transmit and receive path, and is, therefore, more flexible and less difficult to design than the configuration using the internal Rx/Tx switch. The PA is biased through Inductor L1, while C1 blocks dc current. Both elements, L1 and C1, also form the matching network, which transforms the source impedance into the optimum PA load impedance, ZOPT_PA.

PA

LNA

PA_OUT

RFIN

RFINB

VBAT

L1

ADF7025

ADG919

OPTIONALBPF

(SAW)

OPTIONALLPF

LA

CA

CB

ZIN_RFIN

ZOPT_PA

ZIN_RFIN

ANTENNA

Rx/Tx – SELECT

0554

2-03

1

Figure 31. ADF7025 with External Rx/Tx Switch

ZOPT_PA depends on various factors such as the required output power, the frequency range, the supply voltage range, and the temperature range. Selecting an appropriate ZOPT_PA helps to minimize the Tx current consumption in the application. This data sheet contains a number of ZOPT_PA values for representative conditions. Under certain conditions, however, it is recommended to obtain a suitable ZOPT_PA value by means of a load-pull measurement.

Due to the differential LNA input, the LNA matching network must be designed to provide both a single-ended to differential conversion and a complex conjugate impedance match. The network with the lowest component count that can satisfy these requirements is the configuration shown in Figure 31, which consists of two capacitors and one inductor.

A first-order implementation of the matching network can be obtained by understanding the arrangement as two L-type matching networks in a back-to-back configuration. Due to the asymmetry of the network with respect to ground, a compro-mise between the input reflection coefficient and the maximum differential signal swing at the LNA input must be established. The use of appropriate CAD software is strongly recommended for this optimization.

Depending on the antenna configuration, the user might need a harmonic filter at the PA output to satisfy the spurious emission requirement of the applicable government regulations. The harmonic filter can be implemented in various ways, such as a discrete LC filter or T-stage filter. Dielectric low-pass filter components such as the LFL18924MTC1A052 (for operation in the 915 MHz band), or LFL18869MTC2A160 (for operation in the 868 MHz band), both by Murata Mfg. Co., Ltd., represent an attractive alternative to discrete designs. The immunity of the ADF7025 to strong out-of-band interference can be improved by adding a band-pass filter in the Rx path.

Internal Rx/Tx Switch

Figure 32 shows the ADF7025 in a configuration where the internal Rx/Tx switch is used with a combined LNA/PA matching network. This is the configuration used in the EVAL-ADF7025DBZ1. For most applications, the slight performance degradation of 1 dB to 2 dB caused by the internal Rx/Tx switch is acceptable, allowing the user to take advantage of the cost-saving potential of this solution. The design of the combined matching network must compensate for the reactance presented by the networks in the Tx and the Rx paths, taking the state of the Rx/Tx switch into consideration.

PA

LNA

PA_OUT

RFIN

RFINB

VBAT

L1

ADF7025

OPTIONALBPF OR LPF

LA

CA

C1

CB

ZIN_RFIN

ZOPT_PA

ZIN_RFIN

ANTENNA

0554

2-03

2

Figure 32. ADF7025 with Internal Rx/Tx Switch

ADF7025 Data Sheet

Rev. C | Page 24 of 41

The procedure typically requires several iterations until an acceptable compromise is reached. The successful implementation of a combined LNA/PA matching network for the ADF7025 is critically dependent on the availability of an accurate electrical model for the PC board. In this context, the use of a suitable CAD package is strongly recommended. To avoid this effort, however, a small form-factor reference design for the ADF7025 is provided, including matching and harmonic filter components. The design is on a 2-layer PCB to minimize cost. Gerber files are available on product page at www.analog.com/ADF7025.

TRANSMIT PROTOCOL AND CODING CONSIDERATIONS

PREAMBLE SYNCWORD

IDFIELD

DATA FIELD CRC

0554

2-03

3

Figure 33. Typical Format of a Transmit Protocol

A dc-free preamble pattern is recommended for FSK demodulation. The recommended preamble pattern is a dc-free pattern such as a 10101010… pattern. Preamble patterns with longer run-length constraints such as 11001100…. can also be used. However, this results in a longer synchronization time of the received bit stream in the receiver.

Manchester coding can be used for the entire transmit protocol. However, the remaining fields that follow the preamble header do not have to use dc-free coding. For these fields, the ADF7025 can accommodate coding schemes with a run-length of up to six bits without any performance degradation.

If longer run-length coding must be supported, the ADF7025 has several other features that can be activated. These involve a range of programmable options that allow the envelope detector output to be frozen after preamble acquisition.

DEVICE PROGRAMMING AFTER INITIAL POWER-UP Table 7 lists the minimum number of writes needed to set up the ADF7025 in either Tx or Rx mode after CE is brought high. Additional registers can also be written to tailor the part to a particular application, such as setting up sync byte detection. When going from Tx to Rx or vice versa, the user needs to write only to the N register to alter the LO by 200 kHz and to toggle the Tx/Rx bit.

Table 7. Minimum Register Writes Required for Tx/Rx Setup Mode Registers Tx 0 1 2 Rx (FSK) 0 1 2 4 6 91

Tx to Rx and Rx to Tx 0 1 Register 9 should be programmed in receive mode in order to set the

recommended AGC threshold settings (low = 15, high = 79).

Figure 36 and Figure 37 show the recommended programming sequence and associated timing for power-up from standby mode.

INTERFACING TO MICROCONTROLLER/DSP Low level device drivers are available for interfacing to the ADF7025, the Analog Devices, Inc., ADuC841 microcontroller or the Blackfin® ADSP-BF533 DSP using the hardware connections shown in Figure 34 and Figure 35.

MISO

ADuC841 ADF7025

MOSI

SCLOCK

SS

P3.7

P3.2/INT0

P2.4

P2.5

TxRxDATA

RxCLK

CE

INT/LOCK

SREAD

SLE

P2.6

P2.7

SDATA

SCLK

GPIO

0554

2-03

4

Figure 34. ADuC841 to ADF7025 Connection Diagram

MOSI

ADSP-BF533 ADF7025

MISO

PF5

RSCLK1

DT1PRI

DR1PRI

RFS1

PF6

SDATA

SLE

TxRxDATA

INT/LOCK

CE

VCC

GND

VCC

GND

SCK SCLK

SREAD

TxRxCLK

0554

2-03

5

Figure 35. ADSP-BF533 to ADF7025 Connection Diagram

Data Sheet ADF7025

Rev. C | Page 25 of 41

2.0mA

3.65mA

14mA

AD

F70

25 I

DD

TIMEREG.

READY

T1

WR0

T2

WR1

T3

VCO

T4

WR3

T5

WR4

T6

WR6

T7

19mA TO22mA

AGC/RSSI

T8

CDR

T9

RxDATA

T11

TOFFTON

XTALT0

0554

2-03

6

Figure 36. Rx Programming Sequence and Timing Diagram

Table 8. Power-Up Sequence Description

Parameter Value Description/Notes Signal to Monitor

T0 2 ms XTAL starts power-up after CE is brought high. This typically depends on the XTAL type and the load capacitance specified.

CLKOUT

T1 10 μs Time for regulator to power up. The serial interface can be written to after this time. MUXOUT T2, T3, T5, T6, T7

32 × 1/SPI_CLK Time to write to a single register. Maximum SPI_CLK is 25 MHz.

T4 1 ms The VCO can power-up in parallel with the XTAL. This depends on the CVCO capacitance value used. A value of 22 nF is recommended as a trade-off between phase noise performance and power-up time.

CVCO pin

T8 150 μs This depends on the number of gain changes the AGC loop needs to cycle through and AGC settings programmed. This is described in more detail in the AGC Information section.

Analog RSSI on TEST_A pin

T9 5 × BIT_PERIOD This is the time for the clock and data recovery circuit to settle. This typically requires 5-bit transitions to acquire sync and is usually covered by the preamble.

T11 Packet length Number of bits in payload by the bit period.

ADF7025 Data Sheet

Rev. C | Page 26 of 41

2.0mA

3.65mA

14mA

AD

F70

25 I

DD

TIMEREG.

READYT1

WR0T2

WR1T3

XTAL + VCOT4

WR2

T5

15mA TO30mA

TxDATAT12

TOFFTON

0554

2-03

7

Figure 37. Tx Programming Sequence and Timing Diagram

Data Sheet ADF7025

Rev. C | Page 27 of 41

SERIAL INTERFACEThe serial interface allows the user to program the eleven 32-bit registers using a 3-wire interface (SCLK, SDATA, and SLE). It consists of a level shifter, a 32-bit shift register, and 11 latches. Signals should be CMOS-compatible. The serial interface is powered by the regulator, and, therefore, is inactive when CE is low.

Data is clocked into the register, MSB first, on the rising edge of each clock (SCLK). Data is transferred to one of 11 latches on the rising edge of SLE. The destination latch is determined by the value of the four control bits (C4 to C1). These are the bottom four LSBs, DB3 to DB0, as shown in the timing diagram in Figure 2. Data can also be read back on the SREAD pin.

READBACK FORMAT The readback operation is initiated by writing a valid control word to the readback register and setting the readback-enable bit (R7_DB8 = 1). The readback can begin after the control word has been latched with the SLE signal. SLE must be kept high while the data is being read out. Each active edge at the SCLK pin clocks the readback word out successively at the SREAD pin, as shown in Figure 38, starting with the MSB first. The data appearing at the first clock cycle following the latch operation must be ignored.

RSSI Readback

The RSSI readback operation yields valid results in Rx mode. The format of the readback word is shown in Figure 38. It comprises the RSSI level information (Bit RV1 to Bit RV7), the current filter gain (FG1 and FG2), and the current LNA gain (LG1 and LG2) setting. The filter and LNA gain are coded in accordance with the definitions in Register 9—AGC Register. The input power can be calculated from the RSSI readback value, as outlined in the RSSI/AGC section.

Battery Voltage ADCIN/Temperature Sensor Readback

The battery voltage is measured at Pin VDD4. The readback information is contained in Bit RV1 to Bit RV7. This also applies for the readback of the voltage at the ADCIN pin and the temperature sensor. From the readback information, the battery or ADCIN voltage can be determined using

VBATTERY = (BATTERY_VOLTAGE_READBACK)/21.1 VADCIN = (ADCIN_VOLTAGE_READBACK)/42.1

Silicon Revision Readback

The silicon revision readback word is valid without setting any other registers, especially directly after power-up. The silicon revision word is coded with four quartets in BCD format. The product code (PC) is coded with two quartets extending from Bit RV9 to Bit RV16. The revision code (RV) is coded with one quartet extending from Bit RV1 to Bit RV8. The product code should read back as PC = 0x25. The current revision code should read as RC = 0x08.

Filter Calibration Readback

The filter calibration readback word is contained in Bit RV1 to Bit RV8 and is for diagnostic purposes only. Using the automatic filter calibration function, accessible through Register 6, is recommended. Before filter calibration is initiated, Decimal 32 should be read back.

READBACK MODE

DB15

X

X

RV16

0

RSSI READBACK

BATTERY VOLTAGE/ADCIN/TEMP. SENSOR READBACK

SILICON REVISION

FILTER CAL READBACK

READBACK VALUE

DB14

X

X

RV15

0

DB13

X

X

RV14

0

DB12

X

X

RV13

0

DB11

X

X

RV12

0

DB10

LG2

X

RV11

0

DB9

LG1

X

RV10

0

DB8

FG2

X

RV9

0

DB7

FG1

X

RV8

RV8

DB6

RV7

RV7

RV7

RV7

DB5

RV6

RV6

RV6

RV6

DB4

RV5

RV5

RV5

RV5

DB3

RV4

RV4

RV4

RV4

DB2

RV3

RV3

RV3

RV3

DB1

RV2

RV2

RV2

RV2

DB0

RV1

RV1

RV1

RV1

0554

2-03

8

Figure 38. Readback Value Table

ADF7025 Data Sheet

Rev. C | Page 28 of 41

REGISTERS REGISTER 0—N REGISTER

TR1TRANSMIT/RECEIVE

0 TRANSMITRECEIVE1

M3 M2 M1 MUXOUT

0 REGULATOR READY (DEFAULT)0 R DIVIDER OUTPUT0 N DIVIDER OUTPUT

0 DIGITAL LOCK DETECT1 ANALOG LOCK DETECT1 THREE-STATE1 PLL TEST MODES1

001

10011

010

10101 - TEST MODES

PLE1 PLL ENABLE

0 PLL OFF1 PLL ON

N8 N7 N6 N5 N4 N3 N2 N1N COUNTERDIVIDE RATIO

0 310 32

.

.

.1 253

1 254

1

00

.

.

.1

1

1

01

.

.

.

.

.

.1

1

1

10

1

1

1

.

.

.

10

1

1

1

.

.

.

10

1

1

1

.

.

.

10

0

1

1

.

.

.

.

.

.

10

1

0

1 255

15-BIT FRACTIONAL-N8-BIT INTEGER-NTx/

Rx

PL

LE

NA

BL

E

MUXOUTADDRESS

BITS

N5

N4

N8

M5

M6

M7

M8

M12

M13

M15N1

N2

N3

M14

M9

M10

M11

M4

M3

TR

1

PL

E1

M1

M3

M2

C2

(0)

C1

(0)

C3

(0)

C4

(0)

M1

M2

N7

N6

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

24

DB

26

DB

27

DB

28

DB

25

DB

1

DB

0

DB

2

DB

3

DB

29

DB

30

DB

31

FRACTIONALDIVIDE RATIO

012...32764327653276632767

M15

000...1111

M14

000...1111

M13

000...1111

...

...

...

...

...

...

...

...

...

...

...

M3

000...1111

M2

001...0011

M1

010...0101

0554

2-03

9

Figure 39. Register 0—N Register

Register 0—N Register Comments

The Tx/Rx bit (R0_DB27) configures the part in Tx or Rx mode and also controls the state of the internal Tx/Rx switch.

)2

( 15

NFractionalNInteger

RXTALFOUT

If operating in 433 MHz band with the VCO band bit set, the desired frequency, FOUT, should be programmed to be twice the desired operating frequency, due to removal of the divide-by-2 stage in feedback path.

Data Sheet ADF7025

Rev. C | Page 29 of 41

REGISTER 1—OSCILLATOR/FILTER REGISTER

R3 R2 R1RF R COUNTERDIVIDE RATIO

00...

1

12...

7

10...

1

01...

1

X1 XTAL OSC0 OFF1 ON

VA2 VA1FREQUENCYOF OPERATION

0 850–9200 860–9301 870–9401

0101 880–950

D1XTALDOUBLER

0 DISABLEENABLED1

V1VCO BAND(MHz)

0 862–9561 431–478

CP2CP1RSET

ICP(MA)

3.6kΩ

0 0 0.3

0 1 0.9

1 0 1.5

1 1 2.1

VB4 VB3 VB2 VB1VCO BIASCURRENT

0 0.25mA0 0.5mA.

1

10.

1

01.

1

00.

1 4mA

IR2 IR1FILTERBANDWIDTH

0 600kHz0 900kHz1 1200kHz1

0101 NOT USED

CL4 CL3 CL2 CL1CLKOUTDIVIDE RATIO

0 OFF

00..

.1

010..

.1

24..

.

001..

.1

000..

.1 30

VCO BIAS CP

CU

RR

EN

T

VC

O B

AN

D

XO

SC

EN

AB

LE

CLOCKOUTDIVIDE

ADDRESSBITSR COUNTERX

TAL

DO

UB

LE

R

VC

OA

DJU

ST

IF F

ILT

ER

BW

IR2

IR1

CL

1

CL

2

CL

3

CL

4

DD

2

VB

1

VB

3

VB

4

VA

1

VA

2

VB

2

X1

V1

DD

1

D1

R3

C2

(0)

C1

(1)

C3

(0)

C4

(0)

R1

R2

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

1

DB

0

DB

2

DB

3

0554

2-04

0

Figure 40. Register 1—Oscillator/Filter Register

Register 1—Oscillator/Filter Register Comments

The VCO Adjust Bits R1_DB[20:21] should be set to 0 for operation in the 862 MHz to 870 MHz band and set to 3 for operation in the 902 MHz to 928 MHz band.

VCO bias setting should be 0xA for operation in the 862 MHz to 870 MHz band and 0xC for operation in the 902 MHz to 928 MHz band. All VCO gain numbers are specified for these settings.

ADF7025 Data Sheet

Rev. C | Page 30 of 41

REGISTER 2—TRANSMIT MODULATION REGISTER

MODULATION PARAMETER POWER AMPLIFIERGFSK MODCONTROL

IND

EX

CO

UN

TE

R

TxD

ATA

IN

VE

RT

PA BIASMODULATION

SCHEMEADDRESS

BITSPA

EN

AB

LE

MU

TE

PA

UN

TIL

LO

CK

D9

D8

MC

3

S3

P1

P2

P3

D1

D2

D4

D5

D6

D7

D3

P4

P5

P6

S2

S1

IC1

IC2

DI1

PA

2

PA

1

C2

(1)

C1

(0)

C3

(0)

C4

(0)

PE

1

MP

1

MC

2

MC

1

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

24

DB

26

DB

27

DB

28

DB

25

DB

1

DB

0

DB

2

DB

3

DB

29

DB

30

DB

31

DI1

01

TxDATATxDATA

PA2

0011

PA1

0101

PA BIAS

5µA7µA9µA11µA

IC2

X

IC1

X

MC3

X

MC2

X

MC1

X

D9

0000.1

D3

0000.1

....

....

....

....

....

....

....

D2

0011.1

D1

0101.1

FOR FSK MODE,F DEVIATION

PLL MODE1 × FSTEP2 × FSTEP3 × FSTEP.511 × FSTEP

P6

0000..1

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.1

P2

X001..1

P1

X010..1

POWER AMPLIFIER OUTPUT LEVEL

PA OFF–16.0dBm–16 + 0.45dBm–16 + 0.90dBm..13dBm

PE1

01

POWER AMPLIFIER

OFFON

MP1

01

MUTE PA UNTILLOCK DETECT HIGH

OFFON

MODULATION SCHEME

FSK

INVALID

S2

0

X

S3

0

X

S1

0

X

0554

2-04

1

Figure 41. Register 2—Transmit Modulation Register

Register 2—Transmit Modulation Register Comments

FSTEP = PFD/1214.

When operating in the 431 MHz to 464 MHz band, FSTEP = PFD/1215.

PA bias default = 9 μA.

Data Sheet ADF7025

Rev. C | Page 31 of 41

REGISTER 3—RECEIVER CLOCK REGISTER

FS8

00.11

FS7

00.11

FS3

00.11

...

...

...

...

...

...

FS2

01.11

FS1

10.01

CDR_CLK_DIVIDE

12.254255

BK2

001

BK1

01x

BBOS_CLK_DIVIDE

4816

SK8

00.11

SK7

00.11

SK3

00.11

...

...

...

...

...

...

SK2

01.11

SK1

10.01

SEQ_CLK_DIVIDE

12.254255

OK2

0011

OK1

0101

DEMOD_CLK_DIVIDE

4123

SEQUENCER CLOCK DIVIDE CDR CLOCK DIVIDE

BB

OF

FS

ET

CL

OC

K D

IVID

E

DE

MO

DC

LO

CK

DIV

IDE

ADDRESSBITS

SK

8

SK

7

FS

1

FS

2

FS

3

FS

4

FS

8

SK

1

SK

3

SK

4

SK

5

SK

6

SK

2

FS

5

FS

6

FS

7

OK

2

OK

1

C2(

1)

C1(

1)

C3(

0)

C4(

0)

BK

1

BK

2

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

1

DB

0

DB

2

DB

3

0554

2-04

2

Figure 42. Register 3—Receiver Clock Register

Register 3—Receiver Clock Register Comments

Baseband offset clock frequency (BBOS_CLK) must be greater than 1 MHz and less than 2 MHz, where:

DIVIDECLKBBOSXTALCLKBBOS

___

The demodulator clock (DEMOD_CLK) must be < 12 MHz, where:

DIVIDECLKDEMODXTALCLKDEMOD

___

Data/clock recovery frequency (CDR_CLK) should be within 2% of (32 × data rate), where:

DIVIDECLKCDRCLKDEMODCLKCDR

____

Note that this can affect the choice of XTAL, depending on the desired data rate.

The sequencer clock (SEQ_CLK) supplies the clock to the digital receive block. It should be close to 100 kHz.

DIVIDECLKSEQXTALCLKSEQ

___

ADF7025 Data Sheet

Rev. C | Page 32 of 41

REGISTER 4—DEMODULATOR SETUP REGISTER

DEMODULATOR LOCK SETTING POSTDEMODULATOR BW

DE

MO

DS

EL

EC

T

DE

MO

D L

OC

K/

SY

NC

WO

RD

MA

TC

H

ADDRESSBITS

DL

8

DL

7

DW

3

DW

4

DW

5

DW

6

DW

10

DL

1

DL

3

DL

4

DL

5

DL

6

DL

2

DW

7

DW

8

DW

9

DW

2

DW

1

C2(

0)

C1(

0)

C3(

1)

C4(

0)

DS

1

DS

2

LM

2

LM

1

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

24

DB

26

DB

27

DB

28

DB

25

DB

1

DB

0

DB

2

DB

3

DB

29

DB

30

DB

31

DS2

0011

DS1

0101

DEMODULATORTYPE

LINEAR DEMODULATORCORRELATOR/DEMODULATORINVALIDINVALID

LM2

000011

DEMOD MODE

012345

LM1

001101

DEMOD LOCK/SYNC WORD MATCH

SERIAL PORT CONTROL – FREE RUNNINGSERIAL PORT CONTROL – LOCK THRESHOLDSYNC WORD DETECT – FREE RUNNINGSYNC WORD DETECT – LOCK THRESHOLDINTERRUPT/LOCK PIN LOCKS THRESHOLDDEMOD LOCKED AFTER DL8–DL1 BITS

INT/LOCK PIN

––OUTPUTOUTPUTINPUT–

DL8

0101XDL8

DL7

000.11

DL8

000.11

DL3

000.11

...

...

...

...

...

...

...

DL2

001.11

DL1

010.01

LOCK_THRESHOLD_TIMEOUT

012.254255

MODE5 ONLY

0554

2-04

3

Figure 43. Register 4—Demodulator Setup Register

Register 4—Demodulator Setup Register Comments

Demodulator Mode 1, Demodulator Mode 3, Demodulator Mode 4, and Demodulator Mode 5 are modes that can be activated to allow the ADF7025 to demodulate data-encoding schemes that have run-length constraints greater than 7.

POST_DEMOD_BW =DEMOD_CLK

Fπ2 CUTOFF11 , where the cutoff frequency (FCUTOFF) of the postdemodulator filter should typically be

0.75 times the data rate.

For Mode 5, the Timeout Delay to Lock Threshold = (LOCK_THRESHOLD_SETTING)/SEQ_CLK, where SEQ_CLK is defined in the Register 3—Receiver Clock Register section.

Data Sheet ADF7025

Rev. C | Page 33 of 41

REGISTER 5—SYNC BYTE REGISTER

PL2

0011

PL1

0101

SYNC BYTELENGTH

12 BITS16 BITS20 BITS24 BITS

MT2

0011

MT1

0101

MATCHINGTOLERANCE

0 ERRORS1 ERROR2 ERRORS3 ERRORS

SYNC BYTE SEQUENCECONTROL

BITS

SY

NC

BY

TE

LE

NG

TH

MA

TC

HIN

GT

OL

ER

AN

CE

MT

2

MT

1

C2(

0)

C1(

1)

C3(

1)

C4(

0)

PL

1

PL

2

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

24

DB

26

DB

27

DB

28

DB

25

DB

1

DB

0

DB

2

DB

3

DB

29

DB

30

DB

31

0554

2-04

4

Figure 44. Register 5—Sync Byte Register

Register 5—Sync Byte Register Comments

Sync byte detect is enabled by programming Bits R4_DB[25:23] to 010 or 011.

This register allows a 24-bit sync byte sequence to be stored internally. If the sync byte detect mode is selected, then the INT/LOCK pin goes high when the sync byte has been detected in Rx mode. Once the sync word detect signal has gone high, it goes low again after nine data bits.

The transmitter must transmit the MSB of the sync byte first and the LSB last to ensure proper alignment in the receiver sync byte detection hardware.

Choose a sync byte pattern that has good autocorrelation properties.

ADF7025 Data Sheet

Rev. C | Page 34 of 41

REGISTER 6—CORRELATOR/DEMODULATOR REGISTER

DEMODRESET

CDRRESET

DISCRIMINATOR BWIF FILTER DIVIDER LN

AC

UR

RE

NT

LN

A M

OD

E

DO

TP

RO

DU

CT

RxD

ATA

INV

ER

T

IF F

ILT

ER

CA

LM

IXE

RL

INE

AR

ITY

RxRESET

ADDRESSBITS

FC

4

FC

3

FC

7

TD

5

TD

6

TD

7

TD

8

LG

1

LI1

ML

1

CA

1

FC

1

FC

2

LI2

TD

9

TD

10

DP

1

TD

4

TD

3

FC

8

FC

9

RI1

C2(

1)

C1(

0)

C3(

1)

C4(

0)

TD

1

TD

2

FC

6

FC

5

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

24

DB

26

DB

27

DB

28

DB

25

DB

1

DB

0

DB

2

DB

3

DB

29

DB

30

DB

31

RI1

01

RxDATAINVERT

RxDATARxDATA

CA1

01

FILTER CAL

NO CALCALIBRATE

ML1

01

MIXER LINEARITY

DEFAULTHIGH

DP1

0

1

DOT PRODUCT

CROSS PRODUCT

INVALID

LG1

01

LNA MODE

DEFAULTREDUCED GAIN

FC3

00....1

FC1

10....1

FILTER CLOCKDIVIDE RATIO

12....511

FC2

01....1

FC9

00....1

FC6

00....1

.

.

.

.

.

.

.

.

FC5

00....1

FC4

00....1

LI2

0

LI1

0

LNA BIAS

800µA (DEFAULT)

0554

2-04

5

Figure 45. Register 6—Correlator/Demodulator Register

Register 6—Correlator/Demodulator Register Comments

See the FSK Correlator/Demodulator section for an example of how to determine register settings.

Nonadherence to correlator programming guidelines results in poor sensitivity.

The filter clock is used to calibrate the LP filter. The filter clock divide ratio should be adjusted so that the frequency is 50 kHz. The formula is XTAL/FILTER_CLOCK_DIVIDE.

The filter should be calibrated only when the crystal oscillator is settled. The filter calibration is initiated every time Bit R6_DB19 is set high.

DISCRIMINATOR_BW = DEMOD_CLK/(4 × DEVIATION_FREQUENCY). See the FSK Correlator/Demodulator section. Maximum value = 600.

When LNA Mode = 1 (reduced gain mode), the Rx is prevented from selecting the highest LNA gain setting. This can be used when linearity is a concern. See the Readback Format section for details of the different Rx modes.

Data Sheet ADF7025

Rev. C | Page 35 of 41

REGISTER 7—READBACK SETUP REGISTER

AD1AD2RB1RB2RB3

DB8 DB7 DB6 DB5 DB4 DB3 DB2

C2(1) C1(1)

CONTROLBITS

DB1 DB0

C3(1)C4(0)

READBACKSELECT

ADCMODE

AD2

0011

AD1

0101

ADC MODE

MEASURE RSSIBATTERY VOLTAGETEMP SENSORTO EXTERNAL PIN

RB2

0011

RB1

0101

READBACK MODE

INVALIDADC OUTPUTFILTER CALSILICON REV

RB3

01

READBACK

DISABLEDENABLED

0554

2-04

6

Figure 46. Register 7—Readback Setup Register

Register 7—Readback Setup Register Comments

Readback of the measured RSSI value is valid only in Rx mode. Readback of the battery voltage, the temperature sensor, and the voltage at the external pin is not available in Rx mode if AGC is enabled.

Readback of the ADC value is valid in Tx mode only if the log amp/RSSI has not been disabled through the Power-Down Bit R8_DB10. The log amp/RSSI section is active by default upon enabling Tx mode.

See the Readback Format section for more information.

ADF7025 Data Sheet

Rev. C | Page 36 of 41

REGISTER 8—POWER-DOWN TEST REGISTER

PD1PD2PD3PD4PD5

DB8 DB7 DB6 DB5 DB4 DB3 DB2

C2(0) C1(0)

CONTROLBITS

DB1 DB0

C3(0)C4(1)

LOG AMP/RSSI

SY

NT

HE

NA

BL

E

VC

OE

NA

BL

E

LN

A/M

IXE

RE

NA

BL

E

FIL

TE

RE

NA

BL

E

AD

CE

NA

BL

E

DE

MO

DE

NA

BL

E

INT

ER

NA

L T

x/R

xS

WIT

CH

EN

AB

LE

PA

EN

AB

LE

Rx

MO

DE

PD7

DB15 DB14 DB13 DB12 DB11

LR1 PD6

DB10 DB9

LR2SW1

PD7

01

PA (Rx MODE)

PA OFFPA ON

SW1

01

Tx/Rx SWITCH

DEFAULT (ON)OFF

PD6

01

DEMOD ENABLE

DEMOD OFFDEMOD ON

PD5

01

ADC ENABLE

ADC OFFADC ON

LR2

XX

LR1

01

RSSI MODE

RSSI OFFRSSI ON

PD4

01

FILTER ENABLE

FILTER OFFFILTER ON

PD3

01

LNA/MIXER ENABLE

LNA/MIXER OFFLNA/MIXER ON

PLE1(FROM REG 0)

00001

PD2

0011X

LOOPCONDITION

VCO/PLL OFFPLL ONVCO ONPLL/VCO ONPLL/VCO ON

PD1

0101X

0554

2-04

7

Figure 47. Register 8—Power-Down Test Register

Register 8—Power-Down Test Register Comments

For a combined LNA/PA matching network, Bit R8_DB12 should always be set to 0. This is the power-up default condition.

It is not necessary to write to this register under normal operating conditions.

Data Sheet ADF7025

Rev. C | Page 37 of 41

REGISTER 9—AGC REGISTER

AGC HIGH THRESHOLDLNAGAIN

FILTERGAIN

DIGITALTEST IQ A

GC

SE

AR

CH

GA

INC

ON

TR

OL

FIL

TE

RC

UR

RE

NT

AGC LOW THRESHOLDADDRESS

BITS

FG

2

FG

1

GL

5

GL

6

GL

7

GH

1

GH

5

GH

6

GS

1

GC

1

LG

1

LG

2

GH

7

GH

2

GH

3

GH

4

GL

4

GL

3

C2(

0)

C1(

1)

C3(

0)

C4(

1)

GL

1

GL

2

FI1

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

24

DB

26

DB

27

DB

28

DB

25

DB

1

DB

0

DB

2

DB

3

DB

29

DB

30

DB

31

FI1

01

FILTER CURRENT

LOWHIGH

GS1

01

AGC SEARCH

AUTO AGCHOLD SETTING

GC1

01

GAIN CONTROL

AUTOUSER

FG2

0011

FG1

0101

FILTER GAIN

82472INVALID

LG2

0011

LG1

0101

LNA GAIN

<131030

GL3

0001...111

GL1

1010...101

AGC LOWTHRESHOLD

1234...616263

GL2

0110...011

GL7

0000...111

GL6

0000...111

GL5

0000...111

GL4

0000...111

GH3

0001...110

GH1

1010...010

RSSI LEVELCODE

1234...787980

GH2

0110...110

GH7

0000...111

GH6

0000...000

GH5

0000...001

GH4

0000...110

0554

2-04

8

Figure 48. Register 9—AGC Register

Register 9—AGC Register Comments

The recommended AGC threshold settings are AGC_LOW_THRESHOLD = 15, AGC_HIGH_THRESHOLD = 79. The default settings (that is, if this register is not programmed) are AGC_LOW_THRESHOLD = 30, default AGC_HIGH_THRESHOLD = 70. See the RSSI/AGC section for details.

AGC high and low settings must be more than 30 apart to ensure correct operation.

LNA gain of 30 is available only if LNA mode, R6_DB15, is set to 0.

ADF7025 Data Sheet

Rev. C | Page 38 of 41

REGISTER 10—AGC 2 REGISTER

AGC DELAYI/Q GAIN ADJUST LEAK FACTORI/Q PHASEADJUST

UP

/DO

WN

RE

SE

RV

ED

SE

LE

CT

I/Q

SE

LE

CT

I/Q

PEAK RESPONSEADDRESS

BITS

R1

SIQ

1

PH

3

GL

4

GL

5

GL

6

GL

7

DH

4

GC

1

GC

3

GC

4

GC

5

UD

1

GC

2

DH

1

DH

2

DH

3

PR

4

PR

3

PH

4

SIQ

2

C2(

1)

C1(

0)

C3(

0)

C4(

1)

PR

1

PR

2

PH

2

PH

1

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

24

DB

26

DB

27

DB

28

DB

25

DB

1

DB

0

DB

2

DB

3

DB

29

DB

30

DB

31

SIQ2

01

SELECT IQ

PHASE TO I CHANNELPHASE TO Q CHANNEL

SIQ2

01

SELECT IQ

GAIN TO I CHANNELGAIN TO Q CHANNEL DEFAULT = 0xA DEFAULT = 0x2

DEFAULT = 0xA

0554

2-04

9

Figure 49. Register 10—AGC 2 Register

Register 10—AGC 2 Register Comments

Register 10 is not used under normal operating conditions.

If adjusting AGC Delay or Leak Factor, clear Bit DB31 to Bit DB16.

Data Sheet ADF7025

Rev. C | Page 39 of 41

REGISTER 12—TEST REGISTER

CO

UN

TE

RR

ES

ET

DIGITALTEST MODES

Σ-∆TEST MODES

ANALOG TESTMUX IMAGE FILTER ADJUST

OS

C T

ES

T

FO

RC

EL

D H

IGH

SO

UR

CE

PR

ES

CA

LE

R

PLL TEST MODESADDRESS

BITS

SF

6

SF

5

T5

T6

T7

T8

SF

1

SF

2

SF

3

SF

4

T9

T4

T3

PR

E

C2(

0)

C1(

0)

C3(

1)

C4(

1)

T1

T2

QT

1

CS

1

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

24

DB

26

DB

27

DB

28

DB

25

DB

1

DB

0

DB

2

DB

3

DB

29

DB

30

DB

31

P

01

PRESCALER

4/5 (DEFAULT)8/9

CR1

01

COUNTER RESET

DEFAULTRESET

CS1

01

CAL SOURCE

INTERNALSERIAL IF BW CAL

DEFAULT = 32. INCREASENUMBER TO INCREASE BWIF USER CAL ON

0554

2-05

0

Figure 50. Register 12—Test Register

Using the Test DAC on the ADF7025 to Implement Analog FM DEMOD and Measuring SNR

The test DAC allows the output of the postdemodulator filter for both the linear and correlator/demodulators to be viewed externally. It takes the 16-bit filter output and converts it to a high frequency, single-bit output using a second-order error feedback Σ-Δ converter. The output can be viewed on the XCLKOUT pin. This signal, when IF-filtered appropriately, can then be used to

Monitor the signals at the FSK postdemodulator filter output. This allows the demodulator output SNR to be measured. Eye diagrams can also be constructed of the received bit stream to measure the received signal quality.

Provide analog FM demodulation.

While the correlators and filters are clocked by DEMOD_CLK, CDR_CLK clocks the test DAC. Note that, although the test DAC functions in a regular user mode, the best performance is achieved when the CDR_CLK is increased up to or above the frequency of DEMOD_CLK. The CDR block does not function when this condition exists.

Programming the test register, Register 12, enables the test DAC. Both the linear and correlator/demodulator outputs can be multiplexed into the DAC.

Register 13 allows a fixed offset term to be removed from the signal in the case where there is an error in the received signal frequency. If there is a frequency error in the signal, the user should program half this value into the offset removal field. It also has a signal gain term to allow usage of the maximum dynamic range of the DAC.

Setting Up the Test DAC

Digital test modes = 7: enables the test DAC, with no offset removal (0x0001C00C).

Digital test modes = 10: enables the test DAC, with offset removal.

The output of the active demodulator drives the DAC; that is, if the FSK correlator/demodulator is selected, the correlator filter output drives the DAC.

ADF7025 Data Sheet

Rev. C | Page 40 of 41

REGISTER 13—OFFSET REMOVAL AND SIGNAL GAIN REGISTER

KPKICONTROL

BITSPULSE

EXTENSIONTEST DAC GAIN TEST DAC OFFSET REMOVAL

PE

1

PE

2

PE

3

PE

4

C2(

0)

C1(

1)

C3(

1)

C4(

1)

DB

16

DB

15

DB

14

DB

17

DB

20

DB

19

DB

18

DB

21

DB

13

DB

12

DB

11

DB

10

DB

9

DB

8

DB

7

DB

6

DB

5

DB

4

DB

22

DB

23

DB

24

DB

26

DB

27

DB

28

DB

25

DB

1

DB

0

DB

2

DB

3

DB

29

DB

30

DB

31

PE4

000...1

PE3

000...1

PE2

001...1

PULSE EXTENSION

NORMAL PULSE WIDTH2× PULSE WIDTH3× PULSE WIDTH...16× PULSE WIDTH

PE1

010...1 05

542-

051

Figure 51. Register 13—Offset Removal and Signal Gain Register

Register 13—Offset Removal and Signal Gain Register Comments

Because the linear demodulator output is proportional to frequency, it usually consists of an offset combined with a relatively low signal. The offset can be removed, up to a maximum of 1.0, and gained to use the full dynamic range of the DAC, as follows: DAC_INPUT = (2TEST_DAC_GAIN) × (Signal − TEST_DAC_OFFSET_REMOVAL/4096).

Data Sheet ADF7025

Rev. C | Page 41 of 41

OUTLINE DIMENSIONS

FOR PROPER CONNECTION OFTHE EXPOSED PAD, REFER TOTHE PIN CONFIGURATION ANDFUNCTION DESCRIPTIONSSECTION OF THIS DATA SHEET.

COMPLIANT TO JEDEC STANDARDS MO-220-WKKD.

1

0.50BSC

BOTTOM VIEWTOP VIEW

PIN 1INDICATOR

7.00BSC SQ

48

1324

25

36

37

12

EXPOSEDPAD

PIN 1INDICATOR

4.254.10 SQ3.95

0.450.400.35

SEATINGPLANE

0.800.750.70

0.05 MAX0.02 NOM

0.20 MIN

0.20 REF

COPLANARITY0.08

0.300.230.18

08-1

6-2

010-

B

Figure 52. 48-Lead Lead Frame Chip Scale Package [LFCSP_WQ]

7 mm × 7 mm Body, Very Thin Quad (CP-48-5)

Dimensions shown in millimeters

ORDERING GUIDE Model1 Temperature Range Package Description Package Option2 ADF7025BCPZ −40°C to +85°C 48-Lead Lead Frame Chip Scale Package [LFCSP_WQ] CP-48-5 ADF7025BCPZ-RL −40°C to +85°C 48-Lead Lead Frame Chip Scale Package [LFCSP_WQ] CP-48-5 ADF7025BCPZ-RL7 −40°C to +85°C 48-Lead Lead Frame Chip Scale Package [LFCSP_WQ] CP-48-5 EVAL-ADF70XXMBZ2 Evaluation Platform EVAL-ADF7025DBZ1 902 MHz to 928 MHz Daughter Board 1 Z = RoHS Compliant Part. 2 CP-48-5 package formerly CP-48-3.

©2006–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05542-0-9/16(C)