Fpga Implementation of Aes Encryption and Decryption
12
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYTION TEJAS GN ,1BG07EC108,2011 1 BY: TEJAS G.N 1BG07EC108
Transcript of Fpga Implementation of Aes Encryption and Decryption
TEJAS GN ,1BG07EC108,2011 1
FPGA IMPLEMENTATION OF AES ENCRYPTION AND
DECRYTION
BY: TEJAS G.N 1BG07EC108
TEJAS GN ,1BG07EC108,2011 2
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYPTION
•This paper proposes a method to integrate the AES encrypter and the AES decrypter.
•This method can make it a very low-complexity architecture, especially in saving the hardware resource in implementing the AES (Inv) Sub Bytes module and (Inv) Mix columns module etc.
•In this method most designed modules can be used for both AES encryption and decryption
TEJAS GN ,1BG07EC108,2011 3
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYPTION
In this paper , To create a demo of the AES, two human interface devices (HIDs), a regular PS2 keyboard and a 4x20 line LCD comprise the inputs and outputs to the system as is shown in Fig. 1.
TEJAS GN ,1BG07EC108,2011 4
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYPTION
TEJAS GN ,1BG07EC108,2011 5
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYPTION
TEJAS GN ,1BG07EC108,2011 6
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYPTION
TEJAS GN ,1BG07EC108,2011 7
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYPTION
Round structure of the AES
As it is clear from the diagram that the AES has mainly four main operations that are carried out, they are:•Shift rows•Substitute byte•Mix-column•Add- round key
TEJAS GN ,1BG07EC108,2011 8
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYPTION
The key_ram.vhd stores the key expansion, 176 bytes of data, which is calculated from the original 128 bit key. This key allows the data to be converted from cipher text to plaintext and visa versa.
TEJAS GN ,1BG07EC108,2011 9
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYPTION
The sbox_rom.vhd module stores the SBOX and inverse SBOX tables which contain 512 bytes of data, for the substitution box operation.
TEJAS GN ,1BG07EC108,2011 10
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYPTION
TEJAS GN ,1BG07EC108,2011 11
FPGA IMPLEMENTATION OF AES ENCRYPTION AND DECRYPTION
CONCLUSION:The objective of minimizing the area to be
used and maximizing the processor is achived by using separate
Program and data memory.The memory devices prgrmcntrl ,sbox_rom
and key_ram utilizes synchronous data transfer.
Thus AES can indeed be implemented with reasonable efficiency on an fpga.
TEJAS GN ,1BG07EC108,2011 12
THANK YOU
