FPGA Camp - Intellitech Presentation
-
Upload
fpga-central -
Category
Technology
-
view
1.066 -
download
1
description
Transcript of FPGA Camp - Intellitech Presentation
![Page 1: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/1.jpg)
Build It or Buy It Build It or Buy It --Engineers may be missing what Engineers may be missing what g y gg y g
their company actually wantstheir company actually wantsPrepared for FPGA CampPrepared for FPGA Camp
By CJ ClarkCEO, Intellitech Corp., p
Ramachandra GambheerManaging Director
Intellitech India Private Ltd.
BangaloreBangaloreMay 21, 2010
![Page 2: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/2.jpg)
Intellitech Corp.Intellitech Corp.
2Copyright © Intellitech Corporation 2010 All rights reserved.
![Page 3: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/3.jpg)
Old methods won’t win customersOld methods won’t win customers
High-Level Tools show in-system logic levels (“H” and “L” for driving, “0” and
3Copyright © Intellitech Corporation 2010 All rights reserved.
“1” for receiving)
![Page 4: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/4.jpg)
Manage delivery Manage delivery –– don’t riskdon’t risk
DDR1/2/3 8 Pair @ 3.125Gb/SDDR Interface @ 200-535Mhz
OptionalAt-speed
MEMBIST IP
8 Pair @ 6.5Gb/SAt-speed Bit Error Rate
BER design downloaded at time-of-test
BERT-IP TX BERT-IP TXBERT-IP RX
MEMBIST-IP
BERT-IP TX BERT-IP RXBERT-IP RX
S Clk S ClkSys FPGAFPGAFPGA SysClk SysClk
JTAG/1149.1
SysClk
Quick how fast can you deliver a full at speed
4Copyright © Intellitech Corporation 2010 All rights reserved.
Quick, how fast can you deliver a full at-speedSERDES Test with at-speed DDR and guarantee success?
![Page 5: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/5.jpg)
PrePre--engineered Software makes the differenceengineered Software makes the differencePrePre--engineered Software makes the differenceengineered Software makes the difference
5Copyright © Intellitech Corporation 2010 All rights reserved.
![Page 6: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/6.jpg)
DesignDesign
V l PCB T tV l PCB T t
Proto DebugProto Debug
ESS/HASSESS/HASS
Vol. PCB TestVol. PCB Test
FunctionalFunctional
Field TestField Test
RepairRepair
6Copyright © Intellitech Corporation 2010 All rights reserved. 6
![Page 7: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/7.jpg)
SystemBIST – Pre-built FPGA EcosystemsSystemBIST – Pre-built FPGA Ecosystems
CPU orFPGA
MezzanineJTAG
FPGAw/CPU
XilinxAltera
T O
CPLD
SPI
RE
SET
WD
I
WD
O
XilinxAltera8 bitASH
GPIO/I2C
FLA
7Copyright © Intellitech Corporation 2010 All rights reserved.
DC/DC DC/DCGPIO/I2CJTAG (in)
![Page 8: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/8.jpg)
Structural test & Standards based Software simplifies tasksStructural test & Standards based Software simplifies tasks
Engineers not familiar with the entire system can create complex strategies for FPGA Engineers not familiar with the entire system can create complex strategies for FPGA configuration, security, anticonfiguration, security, anti--cloning, watchdogs, resets and Builtcloning, watchdogs, resets and Built--inin--Test outside the Test outside the critical path of Mission mode software developmentcritical path of Mission mode software development
8Copyright © Intellitech Corporation 2010 All rights reserved.
critical path of Mission mode software developmentcritical path of Mission mode software development
![Page 9: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/9.jpg)
Tool downloads PCB specific Tests to ICTool downloads PCB specific Tests to IC
AARCHIIVE
9Copyright © Intellitech Corporation 2010 All rights reserved. 9
![Page 10: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/10.jpg)
Move out of embedded software timelinesMove out of embedded software timelines
•Reduces in-house software costs•Mission Software lightly coupled to • reusable FPGA/BIT method through SPI
IN
S g•Less time/cost/skill with Automation Tools•Re-usable Security/Update/Config/BIT method
-HOU
SPEC
• 3rd party outsource-able• Requires only GUI expertise
USE
IAL
+
SYS
IST
GUITEM
GUISpecialist
10Copyright © Intellitech Corporation 2010 All rights reserved.
All Software Approach
Software + SystemBIST Approach
![Page 11: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/11.jpg)
Pin Level Diagnostics in the field or repair depotPin Level Diagnostics in the field or repair depot
FLASHFLASH InternetInternetPHYPHY
IntellitechWebsitew/ SystemBISTArchive
IntellitechWebsitew/ SystemBISTArchive
Failure map
CPUCPUSPI JTAGDiagnostic
Results
Return to UUT, Email, other
11Copyright © Intellitech Corporation 2010 All rights reserved.
FPGA Configuration
![Page 12: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/12.jpg)
CEO of Intellitech Corporation since 1988 University of New Hampshire College of Engineering and Ph sical Science (CEPS)Engineering and Physical Science (CEPS) Advisory Board (2000 to present)UNH Department of Electrical Engineering IA Board (2000 to present)Chair IEEE 1149.1 JTAG working group from 1996 to present and 2010 editorand 2010 editorActive in IEEE 1149.4, 1149.6, 1532, 1500, 1149.7, P1581 and P1687. He is co inventor on four US patents and over 30 othersHe is co-inventor on four US patents and over 30 othersHe has presented at the USPTO examiner education series, IEEE Lecture series, ITC, BTW, VTS, HOST and DATE.His first job in test was in 1978 with Plantronics/Wilcom.
![Page 13: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/13.jpg)
![Page 14: FPGA Camp - Intellitech Presentation](https://reader034.fdocuments.in/reader034/viewer/2022042601/553892b1550346bb318b47f8/html5/thumbnails/14.jpg)
• If further interested to know more and to have a live demo, please get in touch with
Visit www.intellitech.com
Thank You