FPGA-based Dedispersion for Fast Transient Search

16
FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW

TAGS:

description

FPGA-based Dedispersion for Fast Transient Search. John Dickey 23 Nov 2005 Orange, NSW. ALTIUM, Ltd. corporate donation: FPGA application development software, nanoboard platform, design tools, and training, retail purchase price of everything ~$150,000. - PowerPoint PPT Presentation

Transcript of FPGA-based Dedispersion for Fast Transient Search

Page 1: FPGA-based Dedispersion for Fast Transient Search

FPGA-based Dedispersionfor Fast Transient Search

John Dickey

23 Nov 2005

Orange, NSW

Page 2: FPGA-based Dedispersion for Fast Transient Search

ALTIUM, Ltd. corporate donation: FPGA applicationdevelopment software, nanoboard platform, design tools, and training, retail purchase price of everything ~$150,000.Partial funding by an ARC Discovery grant.

UTas Staff: JD,Simon Ellingsen (senior lecturer)Eric Baynes (sr. electronics tech)Aidan Hotan (postdoc)Jamie Stevens (postdoc)three grad students (associated)

David Warren (Altium and UTas)Brett Muir (design engineer)John Russell (digital engineer)

Page 3: FPGA-based Dedispersion for Fast Transient Search

FPGA applications in Radio Astronomy

• Pulsar and transient searches (dedispersion)• Autocorrelators (spectrometers)• Cross-correlators (interferometry, VLBI)• Data editing, calibration, mapping• Real-time adjustment of receivers, delays…• Multi-beaming, focal plane array processing

• Studying the e-field at the Nyquist rate

Page 4: FPGA-based Dedispersion for Fast Transient Search

UTas - Altium Board

• design nearly finished (Brett Muir, John Russell)

chips purchased, board fabrication in ~1.5 month

• Xilinx virtex 4 - SX55 workhorse FPGA

• Xilinx spartan 3 (for jtag chain) and

virtex 2-pro (for control)

• memory, ethernet, config devices

• high speed scsi-2 input plus up/down links

The goal: a general purpose boardto replace all observatory backends!

Page 5: FPGA-based Dedispersion for Fast Transient Search

Xilinx Virtex-4 SX55

QuickTime™ and aTIFF (LZW) decompressor

are needed to see this picture.

QuickTime™ and aTIFF (LZW) decompressor

are needed to see this picture.

QuickTime™ and aTIFF (LZW) decompressor

are needed to see this picture.

512 times:

QuickTime™ and aTIFF (LZW) decompressor

are needed to see this picture.

55,296 times:

Page 6: FPGA-based Dedispersion for Fast Transient Search

Correlator Implementation

Using Altium Virtex 4 SX35 daughterboard with nanoboard

Device performs autocorrelation and cross correlationof RF input signals plus noise at speeds up to 80 M s/s.

FPGA substrate provides latch in, shift register, multiply and accumulate, readout, and VGA graphics display.

Embedded (simulated) processors provide program control.

August 2005 -- Aidan Hotan:

Page 7: FPGA-based Dedispersion for Fast Transient Search

digitised signal in

shift withadjustabletime step

present data

x

x

x

x

x

x

x

x

x

x

x

x

multiply andaccumulate

Correlator Architecture

FourierTransformusingsynthesizedTSK3000processoron-boardFPGA

autocorrelationfunction

Page 8: FPGA-based Dedispersion for Fast Transient Search

Example of SX55 application:

Fourier Transform Dedispersion

February? 2006:

digitised signal in

shift atadjustabletime step

latch

FFT, bit-reverse, magnitude Dynamic Spectra

Floating-pointProcessors

Page 9: FPGA-based Dedispersion for Fast Transient Search

frequency

time

Dedispersion from Dynamic Spectra

timeseries

Sum along dispersion lines• fast algorithm• addition (can use gates only)

Page 10: FPGA-based Dedispersion for Fast Transient Search

The Observing Frequency and the DM Determine the Storage and Computation

Load

t

N

t

Nyquist Cells: t = 1/2

Page 11: FPGA-based Dedispersion for Fast Transient Search

The Observing Frequency and the DM Determine the Storage and Computation

Load

t

for DM=100, = 100 MHzt = 30ms = 6000 t where

N

t

t

for N=1000 frequency channels, t = 5 s

example: observing at 1.4 GHz

Page 12: FPGA-based Dedispersion for Fast Transient Search

Xilinx Virtex 4 SX55

This FPGA chip is effectively a

512 processor supercomputer,with

a substrate of 55,296 logic cells

Page 13: FPGA-based Dedispersion for Fast Transient Search

Speed is No Problem…For a 64 channel spectrum,the SX55 could use a DSPfor every block. Thus it cancompute a new spectrum every 4 clock cycles = 10 ns,for a sample rate of 0.16 ns,bandwidth of 3.2 GHz.

For a 512 channel spectrum,the SX55 could use a DSPfor every row. Thus it cancompute a new spectrum every 36 clock cycles = 90 ns,for a sample rate of 0.18 ns,bandwidth of 2.8 GHz.

Page 14: FPGA-based Dedispersion for Fast Transient Search

… so the DSP’s can do several jobs.

timeseries

thresholding, RFI suppression…

For a 100 MHz bandwidth, the FPGA could take the Fouriertransform 30 times in the N t time it takes to collect the data.

Page 15: FPGA-based Dedispersion for Fast Transient Search

Want Correlators?

The EVLA correlator will handle 40 antennas (780 baselines)with 8 bands of 2 GHz each. This would require about 400FPGA’s similar to the SX55, cost ~$500K (vs. $12M budget).

The LN-SD SKA (~4000 antennas ?), say 107 baselines, BW ~ 1GHz(?) could be done with a few 104 Virtex 4’s.Today’s cost, a few 107 $. In 2015, by Moore’s Law, ~105 $.(This is without any grouping of the antennas into “stations”,and assuming direct FT rather than cross correlation.)

Page 16: FPGA-based Dedispersion for Fast Transient Search

Conclusions

• FPGA technology offers the advantages of the “software correlator”, i.e. to upgrade to new platforms without reworking the design.

• Altium design tools make programming the FPGA as easy as … (as programming a computer?).

• We can finally do our signal processing at the Nyquist rate, in real time!!


From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

Automation sensor transient and overvoltage … sensor transient and overvoltage protection ... Transient and surge voltage protection ... Automation sensor transient and overvoltage

Automation sensor transient and overvoltage … sensor transient and overvoltage protection ... Transient and surge voltage protection ... Automation sensor transient and overvoltage

FPGA Express HDL Reference Manual - PLDWorld.com · FPGA Express HDL Referencxe Manual iii 1 FPGA Express with Verilog HDL ... vi FPGA Express HDL Reference Manual Understanding the

FPGA Express HDL Reference Manual - PLDWorld.com · FPGA Express HDL Referencxe Manual iii 1 FPGA Express with Verilog HDL ... vi FPGA Express HDL Reference Manual Understanding the

Understanding and Meeting FPGA Power Requirements White Paper · allows the devices to achieve low-ripple and fast-transient response. When used with the Cyclone V SoC design, the

Understanding and Meeting FPGA Power Requirements White Paper · allows the devices to achieve low-ripple and fast-transient response. When used with the Cyclone V SoC design, the

FPGA Pinout - how to define pins for FPGA

FPGA Pinout - how to define pins for FPGA

FPGA Prototyping: HDL migration and FPGA Debug · FPGA Prototyping: HDL migration and FPGA Debug The main difficulty in FPGA prototyping is the short development cycle for complete

FPGA Prototyping: HDL migration and FPGA Debug · FPGA Prototyping: HDL migration and FPGA Debug The main difficulty in FPGA prototyping is the short development cycle for complete

Transient E ect Ring Oscillators Leak Too · 2019-03-15 · Transient E ect Ring Oscillators Leak Too 3 nally, Section 5 concludes this article. All VHDL design les of the FPGA implementations

Transient E ect Ring Oscillators Leak Too · 2019-03-15 · Transient E ect Ring Oscillators Leak Too 3 nally, Section 5 concludes this article. All VHDL design les of the FPGA implementations

Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

FPGA Overview Die Photos: Virtex FPGA vs. Pentium IV

FPGA Overview Die Photos: Virtex FPGA vs. Pentium IV

FPGA Devices & FPGA Design Flow

FPGA Devices & FPGA Design Flow

Building Multi-Processor FPGA Systems · FPGA Fabric “Soft Logic” SoC/FPGA Hardware Architecture Overview ARM-to-FPGA Bridges Data Width configurable FPGA 42K Logic Macros Using

Building Multi-Processor FPGA Systems · FPGA Fabric “Soft Logic” SoC/FPGA Hardware Architecture Overview ARM-to-FPGA Bridges Data Width configurable FPGA 42K Logic Macros Using

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

Resume Transient Testing and Restart the Transient Reactor ... Documents/RTTP_Facts… · Resume Transient Testing and Restart the Transient Reactor Test Facility T Continued next

Resume Transient Testing and Restart the Transient Reactor ... Documents/RTTP_Facts… · Resume Transient Testing and Restart the Transient Reactor Test Facility T Continued next

LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

FRB170827 at the native time and frequency resolution of the observing system, enabling coherent dedispersion and detailed o -line analysis, which have unveiled ne temporal and frequency

FRB170827 at the native time and frequency resolution of the observing system, enabling coherent dedispersion and detailed o -line analysis, which have unveiled ne temporal and frequency

FPGA - Spirospiroprojects.com/fpga-project-titles.pdf · 6 itvl46 fpga based automatic lighting system ... 12 itvl52 fpga based automation detection and notification of potholes and

FPGA - Spirospiroprojects.com/fpga-project-titles.pdf · 6 itvl46 fpga based automatic lighting system ... 12 itvl52 fpga based automation detection and notification of potholes and

FPGA Security FPGA bitstream FPGA Authentication FPGA ... · PDF fileFPGA Security, FPGA Configuration, FPGA Bitstream, FPGA Authentication Business Considerations for Systems with

FPGA Security FPGA bitstream FPGA Authentication FPGA ... · PDF fileFPGA Security, FPGA Configuration, FPGA Bitstream, FPGA Authentication Business Considerations for Systems with

FPGA based system design Programmable logic. FPGA Introduction FPGA Architecture Advantages & History of FPGA FPGA-Based System Design Goals.

FPGA based system design Programmable logic. FPGA Introduction FPGA Architecture Advantages & History of FPGA FPGA-Based System Design Goals.

Validation of OLGA HD against transient and pseudo- transient ...

Validation of OLGA HD against transient and pseudo- transient ...

FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.

FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.