fpga-150213064931-conversion-gate01 (1)
Transcript of fpga-150213064931-conversion-gate01 (1)
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
1/28
FIELD PROGRAMMABLE
GATE ARRAYS
BY
GOPIREDDYBHARADWAJAREDDY
PONDICHERRY UNIVERSITY
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
2/28
CONTENTS
What are FPGAs?
Families of FPGA
Basi arhitet!re of FPGAPro"ramma#ilit$
%ili&' s(ei)atio&s
F("a "e&eri *esi"& +o,I&tro*!tio& to 'ili&' ISE
%ili&' *e-ole(me&t +o,
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
3/28
What are FPGAs?F("as are )el* (ro"ramma#le "ate arra$s.
Basiall$ the$ are i&te"rate* ir!its/ICs0.The$ are o&)"!ra#le/(ro"ramma#le0.
What are (ro"ramma#le i&
FPGAs? Lo"i #lo1s
I&tero&&ets
,h$ the term )el*(ro"ramma#le?
Mo*if$i&" *e-ie f!&tio& i& la# or at the site,here *e-ie is i&stalle*
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
4/28
Wh$ FPGAs?I&e'(e&si-e2 eas$ realisatio& of lo"i
&et,or1s i& har*,are
3ar*,are of FPGAs o&tai&s4
Pl*s
Lo"i "ates
Ram
La$o!t of a !&it is rea(eate* i& matri' form
5ser o&)"!re F!&tio& of eah lo"i #lo1
IOB
I&tero&&etio&s
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
5/28
Families of FPGAs
%ili&'
AtelAltera
What ,as *i6ere&e #et,ee& the
a#o-e three FPGAs families? Ph$sial mea&s for im(leme&ti&"
(ro"ramma#ilt$.
I&tero&&etio& amo&" arra&"me&ts. Basi f!&tio&alit$ of lo"i #lo1s.
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
6/28
Basi arhitet!re of a&FPGA
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
7/28
Lo"ial #lo1 of a& FPGA
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
8/28
Pro"rammi#ilit$
Three (ro"rammi&" metho*s4
SRAM#ase* (ro"rammi&"4
,hih is !se* #$ 'ili&' a&* altera#ase* f("as.
A&tif!seteh&olo"$4
,hih is !se* #$ atel27!i1 lo"i#ase* teh&olo"$.
EPROM8EEPROM4
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
9/28
S9Ram #ase* (ro"rammi&"
F("a o&&etio&s4
Pass tra&sistors
Tra&smissio& "ates M!lti(liers
Ma1i&" or #rea1i&" ross (oi&t
o&&etio&sDe)&e f!&tio& of lo"i #lo1s
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
10/28
o, a& s(ro"ramme*?
There are t,o (i&s i.e: i&(!t8o!t(!t
o&)"!ra#le (i&s ,hih are !se* to(ro"ram
Whe& ,e im(leme&t a lo"i i&to f("a
it is o&-erte* i&to #it )les ,hih ,asstore* seriall$/as a si&"le shiftre"ister0 from i&(!t to o!t(!t.
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
11/28
(ro"rama#ilit$ I&tero&&et li&es are (re9lai*
-ertiall$ a&* hori;o&tall$.
Pro"ramma#le s,ithes o&&ets
the li&es to i&(!t8o!t(!t of lo"i #lo1s.
A s,ith matri' is a set of m!lti9
(le'ers ,here a& i&omi&" li&e o&9 &ete* to a&$ o!t"oi&" li&e.
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
12/28
A&tif!seteh&olo"$
It is a o&e time (ro"rammi&"
A&tif!se4li&1s i& o&)"!ra#le (aths
I& a& !&(ro"ramme* state it ats asli1e a hi"h im(e*a&e
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
13/28
%ili&' s(ei)atio&s
%ili&' (ro-i*es ma&$ FPGAs that *i6er i&om(le'it$ ,hih is #ase* i& &!m#er ofo&)"!ra#le lo"ial #lo1s.
There are t,o t$(es of f("as
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
14/28
=irte' II
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
15/28
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
16/28
=irte' slie
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
17/28
IOBs
The IOBs a((ears as a stora"eeleme&ts that ats as either D96 orLathes.
Ther are ertai& mo*es i& ,hih IOBs,or1
0As$&hro&o!s (reset8lear.
Eah IOBa& #e (ro"ramme* i&to
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
18/28
RAMBlo1sBlo1s of RAMs are or"a&i;e* i&
ol!m&s.Wh$ ram?
To store a&$ i&terme*iate *ata i& a&
a((liatio&.
Pro"ramma#le ro!ti&"
3o, this (ro"ramma#le ro!ti&" ta1es
(lae?
A*aae&t to eah CLB sta&*s aGe&eral Ro!ti&" Matri'/GRM0.
GRM is &othi&" #!t s,ith matri'
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
19/28
Arithmeti reso!res i& 'ili&' FPGAs
Some arithmeti reso!res li1ea**ers2o!&ters2m!lti(liers are
re7!ire* #ea!se s(eial ir!itr$ tos(ee* !( arithmeti o(eratio&s.
De*iate* arr$ lo"i8'or
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
20/28
Where *o FPGA lies?
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
21/28
FPGAGe&eri Desi"& Flo,First ste( is the Desi"&e&tr$
That mea&s ,e reate *esi"& !si&"Shemati or 3DL.
Seo&* ste( is to im(leme&tatio& of the
*esi"&
It !&*er"oes three ste(s
Partitio&i&"
Plae
Ro!ti&"
Thir* ste( is the =eri)atio&
5ses sim!lator to he1 f!&tio&alit$
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
22/28
I&tro*!tio& to %ILIN% ISE
ISE /I&te"rate* Soft,areE&-iro&me&t0 is a tool (ro-i*e* #$'ili&' to o&)"!re FPGA.
ISE is a& i&te"rate* olletio& of toolsaessi#le to G5I
It mea&s it #ri&"s all tools to o&e
(lae.E"4%ST2PACE2ore "e&.2o&strai&t
e*itor2Im(at
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
23/28
%ili&' *e-elo(me&t +o,0 S$&thesis
We !ses 'st ,hih is 'ili&' s$&thesistool a&* it (ro*!es a &etlist )lestarti&" from a& h*l8shemati*esri(tio&.
It mea&s ,e o&-ert .-2.-h*2.sh to
.&"
0 T l t D # NGD B il* t l
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
24/28
0 Translate4 Do&e #$ NGD B!il* tool
It rea*s all i&(!t *esi"& &etlists a&* the&,rites the res!lts i&to a si&"le mer"e*
)le that *esri#es lo"i a&* o&strai&ts.It o&-erts .&" to .&"*
NGD4Nati-e Ge&eri Data#ase
A NGD )le *esri#es the lo"i *esi"&re*!e* to 'ili&' (rimiti-es.
@0 MAPPING4
Ma(s the lo"i o& *e-ie m(o&e&ts. Ta1es the &etlist a&* "ro!( the lo"ial
eleme&ts i&to CLBs a&* IOBs
Ge&erates NCD a&* PCF.
NCD N ti Ci it D i ti Fil
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
25/28
NCD4Nati-e Cir!it Desri(tio& File
Gi-es i&formatio& a#o!t the (h$sial ir!it*esri(tio& of i&(!t *esi"& as a((lie* to a
s(ei) *e-ie.PCF4(h$sial o&strai&ts )le
Co&tai&s i&formatio& a#o!t (h$sialo&strai&ts
5)Place an r!"te4
Determi&es the (laeme&t of ells a&* thero!ti&" #et,ee& the ells.
0B#t strea$ %enerat#!n& A Bit stream is a stream of *ata that
o&tai&s the loatio& i&formatio& for lo"i o&a *e-ie.
0c!n'%"rat#!n(r!%ra$$#n%&
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
26/28
0c!n'%"rat#!n(r!%ra$$#n%&
Pro"rammi&" a #it )le i&to f("a !si&" TAG (ort.
There are some other tools that are !se* #$ 'ili&'
ISE4o 3DL om(iler ,hih !ses %ST tool to om(ile
"i-e& i&(!t.
o For sim!latio& 'ili&' ISEsim2mo*elsim are !se*.
o Core "e&erator a&* arhitet!re ,i;ar*.o Pi&o!t a&* area o&strai&t e*itor !ses PACEtool
to ma1a a o&strai&t for a "i-e& ir!it.
o
Im(leme&tatio& is *o&e #$ !si&"Tra&slate8Ma(8Par.
o De-ie o&)"!ratio& is *o&e #$ Im(at tool.
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
27/28
F5RT3ER DISC5SSION
APPLICATIONS OF FPGA.
-
7/24/2019 fpga-150213064931-conversion-gate01 (1)
28/28
THAN* YOU