FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low...

23
126 5965-9727E (5/97) FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package Style Technical Data Description The HFBR-5100 family of trans- ceivers from Hewlett-Packard provide the system designer with products to implement a range of FDDI and ATM (Asynchronous Transfer Mode) designs at the 100 Mbps/125 MBd rate. The transceivers are all supplied in the new industry standard 1x9 SIP package style with either a duplex SC or a duplex ST* connector interface. FDDI PMD, ATM and Fast Ethernet 2000 m Backbone Links The HFBR-5103/-5103T are 1300 nm products with optical performance compliant with the FDDI PMD standard. The FDDI PMD standard is ISO/IEC 9314-3: 1990 and ANSI X3.166 - 1990. These transceivers for 2000 meter multimode fiber backbones are supplied in the small 1x9 duplex SC or ST package style for those designers who want to avoid the larger MIC/R (Media Interface Connector/Receptacle) defined in the FDDI PMD standard. Hewlett-Packard also provides several other FDDI products compliant with the PMD and SM- PMD standards. These products Features • Full Compliance with the Optical Performance Requirements of the FDDI PMD Standard • Full Compliance with the FDDI LCF-PMD Standard • Full Compliance with the Optical Performance Requirements of the ATM 100 Mbps Physical Layer • Full Compliance with the Optical Performance Requirements of 100 Base-FX Version of IEEE 802.3u • Very Low Cost 800 nm Alternative with FDDI and ATM Compliant Signaling • Multisourced 1x9 Package Style with Choice of Duplex SC or Duplex ST* Receptacle • Wave Solder and Aqueous Wash Process Compatible • Manufactured in an ISO 9002 Certified Facility Applications • Multimode Fiber Backbone Links • Multimode Fiber Wiring Closet to Desktop Links • Very Low Cost Multimode Fiber 800 nm Links from Wiring Closet to Desktop *ST is a registered trademark of AT&T Lightguide Cable Connectors. HFBR-5103/-5103T 1300 nm 2000 m HFBR-5104/-5104T 800 nm 500 m HFBR-5105/-5105T 1300nm 500 m are available with MIC/R, ST © and FC connector styles. They are available in the 1x13 and 2x11 transceiver and 16 pin transmitter/receiver package styles for those designs that require these alternate configurations. The HFBR-5103/-5103T is also useful for both ATM 100 Mbps interfaces and Fast Ethernet 100 Base-FX interfaces. The ATM Forum User-Network Interface (UNI) Standard, Version 3.0, defines the Physical Layer for 100 Mbps Multimode Fiber Interface for ATM in Section 2.3 to be the FDDI PMD Standard. Likewise, the Fast Ethernet Alliance defines the Physical Layer for 100 Base-FX for Fast Ethernet to be the FDDI PMD Standard. Note: The “T” in the product numbers indicates a transceiver with a duplex ST connector receptacle. Product numbers without a “T” indicate transceivers with a duplex SC connector receptacle.

Transcript of FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low...

Page 1: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

126 5965-9727E (5/97)

FDDI, 100 Mbps ATM, andFast Ethernet Transceiversin Low Cost 1x9 Package Style

Technical Data

DescriptionThe HFBR-5100 family of trans-ceivers from Hewlett-Packardprovide the system designer withproducts to implement a range ofFDDI and ATM (AsynchronousTransfer Mode) designs at the100 Mbps/125 MBd rate.

The transceivers are all suppliedin the new industry standard 1x9SIP package style with either aduplex SC or a duplex ST*connector interface.

FDDI PMD, ATM and FastEthernet 2000 m BackboneLinksThe HFBR-5103/-5103T are1300 nm products with opticalperformance compliant with theFDDI PMD standard. The FDDIPMD standard is ISO/IEC 9314-3:1990 and ANSI X3.166 - 1990.

These transceivers for 2000 metermultimode fiber backbones aresupplied in the small 1x9 duplexSC or ST package style for thosedesigners who want to avoid thelarger MIC/R (Media InterfaceConnector/Receptacle) defined inthe FDDI PMD standard.

Hewlett-Packard also providesseveral other FDDI productscompliant with the PMD and SM-PMD standards. These products

Features• Full Compliance with the

Optical PerformanceRequirements of the FDDIPMD Standard

• Full Compliance with theFDDI LCF-PMD Standard

• Full Compliance with theOptical PerformanceRequirements of the ATM100 Mbps Physical Layer

• Full Compliance with theOptical PerformanceRequirements of100 Base-FX Version ofIEEE 802.3u

• Very Low Cost 800 nmAlternative with FDDI andATM Compliant Signaling

• Multisourced 1x9 PackageStyle with Choice of DuplexSC or Duplex ST*Receptacle

• Wave Solder and AqueousWash Process Compatible

• Manufactured in an ISO9002 Certified Facility

Applications• Multimode Fiber Backbone

Links• Multimode Fiber Wiring

Closet to Desktop Links• Very Low Cost Multimode

Fiber 800 nm Links fromWiring Closet to Desktop

*ST is a registered trademark of AT&T Lightguide Cable Connectors.

HFBR-5103/-5103T1300 nm 2000 m

HFBR-5104/-5104T800 nm 500 m

HFBR-5105/-5105T1300nm 500 m

are available with MIC/R, ST© andFC connector styles. They areavailable in the 1x13 and 2x11transceiver and 16 pintransmitter/receiver packagestyles for those designs thatrequire these alternateconfigurations.

The HFBR-5103/-5103T is alsouseful for both ATM 100 Mbpsinterfaces and Fast Ethernet 100Base-FX interfaces. The ATMForum User-Network Interface(UNI) Standard, Version 3.0,defines the Physical Layer for100 Mbps Multimode FiberInterface for ATM in Section 2.3to be the FDDI PMD Standard.Likewise, the Fast EthernetAlliance defines the PhysicalLayer for 100 Base-FX for FastEthernet to be the FDDI PMDStandard.

Note: The “T” in the product numbersindicates a transceiver with a duplex STconnector receptacle.

Product numbers without a “T” indicatetransceivers with a duplex SC connectorreceptacle.

Page 2: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

127

ATM applications for physicallayers other than 100 MbpsMultimode Fiber Interface aresupported by Hewlett-Packard.Products are available for boththe single mode and the multi-mode fiber SONET OC-3c(STS-3c) ATM interfaces and the155 Mbps/194 MBd multimodefiber ATM interface as specifiedin the ATM Forum UNI.

Contact your Hewlett-Packardsales representative for informa-tion on these alternative FDDIand ATM products.

Low Cost 500 m DesktopLinksThe HFBR-5105/-5105T are1300 nm products which are fullycompliant with the requirementsof the FDDI LCF-PMD standard.The FDDI LCF-PMD standard isin the final approval stage as ISO/IEC WD 9314-9 and ANSI LCF-PMD Revision 1.3.

These multimode fiber trans-ceivers can be used for 500 meterbackbone and desktop links forFDDI, Fast Ethernet, or ATM 100Mbps traffic.

The HFBR-5105 transceiverutilizes the duplex SC connectorreceptacle specified in the FDDILCF-PMD standard.

Alternative 800 nm Low Cost500 m Desktop LinksThe HFBR-5104/-5104T are verylow cost 800 nm alternative tothe HFBR-5105/-5105T for FDDI,ATM or Fast Ethernet links fromthe wiring closet to the desktop.They comply with the perform-ance requirements of the draftFDDI LCF-PMD document astranslated by Hewlett-Packard tothe 800 nm wavelength. Thistransceiver will transfer the fullrange of FDDI signals at the

required 1x10-12 Bit Error Rateover distances up to 500 metersusing 62.5/125 µm multimodefiber cables.

This product is intended for usein cost sensitive applicationswhere the benefits of fiber opticlinks are important.

Transmitter SectionsThe transmitter sections of theHFBR-5103 and HFBR-5105series utilize 1300 nm SurfaceEmitting InGaAsP LEDs and theHFBR-5104 series uses a low cost820 nm AlGaAs LED. These LEDsare packaged in the opticalsubassembly portion of thetransmitter section. They aredriven by a custom silicon ICwhich converts differential PECLlogic signals, ECL referenced(shifted) to a +5 Volt supply, intoan analog LED drive current.

Receiver SectionsThe receiver sections of theHFBR-5103 and HFBR-5105series utilize InGaAs PIN photo-diodes coupled to a customsilicon transimpedance preampli-fier IC. The HFBR-5104 series

uses the same preamplifier IC inconjunction with an inexpensivesilicon PIN photodiode. These arepackaged in the optical sub-assembly portion of the receiver.

These PIN/preamplifier combi-nations are coupled to a customquantizer IC which provides thefinal pulse shaping for the logicoutput and the Signal Detectfunction. The data output is dif-ferential. The signal detect outputis single-ended. Both data andsignal detect outputs are PECLcompatible, ECL referenced(shifted) to a +5 Volt powersupply.

PackageThe overall package concept forthe HP transceivers consists ofthe following basic elements; twooptical subassemblies, anelectrical subassembly and thehousing as illustrated in Figure 1and Figure 1a.

The package outline drawing andpin out are shown in Figures 2,2a and 3. The details of thispackage outline and pin out arecompliant with the multisource

Figure 1. Block Diagram.

DATA OUT

SIGNALDETECT OUT

DATA IN

ELECTRICAL SUBASSEMBLY

QUANTIZER IC

DRIVER IC

TOP VIEW

PIN PHOTODIODE

DUPLEX SCRECEPTACLE

OPTICALSUBASSEMBLIES

LED

PREAMP IC

DIFFERENTIAL

SINGLE-ENDED

DIFFERENTIAL

Page 3: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

128

DATA OUT

SIGNALDETECT OUT

DATA IN

ELECTRICAL SUBASSEMBLY

QUANTIZER IC

DRIVER IC

TOP VIEW

PIN PHOTODIODE

DUPLEX STRECEPTACLE

OPTICALSUBASSEMBLIES

LED

PREAMP IC

DIFFERENTIAL

SINGLE-ENDED

DIFFERENTIAL

Figure 1a. ST Block Diagram.

Figure 2. Package Outline Drawing.

39.12(1.540)

MAX.

AREARESERVEDFORPROCESSPLUG

12.70(0.500)

25.40(1.000)

MAX. 12.70(0.500)

10.35(0.407)

MAX.

+ 0.25 - 0.05 + 0.010 - 0.002

3.30 ± 0.38(0.130 ± 0.015)

2.92(0.115)

18.52(0.729)

4.14(0.163)

20.32(0.800)

[8x(2.54/.100)]23.55

(0.927)16.70

(0.657)17.32

(0.682)20.32

(0.800)23.32

(0.918)

0.46(0.018)NOTE 1

(9x)ø

NOTE 1

0.87(0.034) 23.24

(0.915)15.88

(0.625)

NOTE 1: THE SOLDER POSTS AND ELECTRICAL PINS ARE PHOSPHOR BRONZE WITH TIN LEAD OVER NICKEL PLATING.

DIMENSIONS ARE IN MILLIMETERS (INCHES).

HFBR-5103 fig 2

1.27

(0.050

+ 0.08 - 0.05 + 0.003 - 0.002

0.75

(0.030 )

)

HHFBR-5XXXDATE CODE (YYWW)SINGAPORE

Page 4: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

129Figure 3. Pin Out Diagram.

definition of the 1x9 SIP. The lowprofile of the Hewlett-Packardtransceiver design complies withthe maximum height allowed forthe duplex SC connector over theentire length of the package.

The optical subassemblies utilizea high volume assembly processtogether with low cost lenselements which result in a costeffective building block.

The electrical subassembly con-sists of a high volume multilayerprinted circuit board on whichthe IC chips and various surface-

Figure 2a. ST Package Outline Drawing.

25.4(1.000)

MAX.

24.8(0.976)

42(1.654)

MAX.

5.99(0.236)

12.7(0.500)

12.0(0.471)

MAX.

0.5(0.020)

3.3 ± 0.38(0.130) (± 0.015)

+ 0.08- 0.05

+ 0.003- 0.002

+ 0.25- 0.05

+ 0.010- 0.002

20.32 ± 0.38(± 0.015)

HFBR-5103TDATE CODE (YYWW)SINGAPORE

3.2(0.126)

2.6(0.102)

φ

22.86(0.900)

20.32(0.800)

[(8x (2.54/0.100)] 17.4(0.685)

21.4(0.843)

20.32(0.800)

3.6(0.142) 1.3

(0.051)23.38

(0.921)18.62

(0.733)

NOTE 1: PHOSPHOR BRONZE IS THE BASE MATERIAL FOR THE POSTS & PINSWITH TIN LEAD OVER NICKEL PLATING.

DIMENSIONS IN MILLIMETERS (INCHES).

( (

( (

0.46(0.022)NOTE 1

φ

1 = VEE

2 = RD

3 = RD

4 = SD

5 = VCC

6 = VCC

7 = TD

8 = TD

9 = VEE

TOP VIEW

N/C

N/C

Page 5: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

130

technologies in the industry. Theindustry convention is 3 dB agingfor 800 nm and 1.5 dB aging for1300 nm LEDs. The HP 1300 nmLEDs will experience less than1 dB of aging over normal com-mercial equipment mission lifeperiods. Contact your Hewlett-Packard sales representative foradditional details.

Figure 4 was generated with aHewlett-Packard fiber optic linkmodel containing the currentindustry conventions for fibercable specifications and the FDDIPMD and LCF-PMD opticalparameters. These parametersare reflected in the guaranteedperformance of the transceiverspecifications in this data sheet.This same model has been usedextensively in the ANSI and IEEEcommittees, including the ANSIX3T9.5 committee, to establishthe optical performance require-ments for various fiber opticinterface standards. The cableparameters used come from theISO/IEC JTC1/SC 25/WG3Generic Cabling for CustomerPremises per DIS 11801 docu-

mounted passive circuit elementsare attached.

The package includes internalshields for the electrical andoptical subassemblies to ensurelow EMI emissions and highimmunity to external EMI fields.

The outer housing including theduplex SC connector receptacleor the duplex ST ports is moldedof filled non-conductive plastic toprovide mechanical strength andelectrical isolation. The solderposts of the Hewlett-Packarddesign are isolated from thecircuit design of the transceiverand do not require connection toa ground plane on the circuitboard.

The transceiver is attached to aprinted circuit board with thenine signal pins and the twosolder posts which exit thebottom of the housing. The twosolder posts provide the primarymechanical strength to withstandthe loads imposed on the trans-ceiver by mating with duplex orsimplex SC or ST connectoredfiber cables.

Application InformationThe Applications Engineeringgroup in the Hewlett-PackardOptical Communication Divisionis available to assist you with thetechnical understanding anddesign trade-offs associated withthese transceivers. You cancontact them through yourHewlett-Packard salesrepresentative.

The following information isprovided to answer some of themost common questions aboutthe use of these parts.

Transceiver Optical PowerBudget versus Link LengthOptical Power Budget (OPB) isthe available optical power for afiber optic link to accommodatefiber cable losses plus losses dueto in-line connectors, splices,optical switches, and to providemargin for link aging andunplanned losses due to cableplant reconfiguration or repair.

Figure 4 illustrates the predictedOPB associated with the threetransceiver series specified in thisdata sheet at the Beginning ofLife (BOL). These curvesrepresent the attenuation andchromatic plus modal dispersionlosses associated with the 62.5/125 µm and 50/125 µm fibercables only. The area under thecurves represents the remainingOPB at any link length, which isavailable for overcoming non-fiber cable related losses.

Hewlett-Packard LED technologyhas produced 800 nm LED and1300 nm LED devices with loweraging characteristics thannormally associated with these

Figure 4. Optical Power Budget at BOL versusFiber Optic Cable Length.

OP

TIC

AL

PO

WE

R B

UD

GE

T (

dB

)

4.0

14

0

FIBER OPTIC CABLE LENGTH (km)

0.5 1.5 2.0 2.5

12

10

8

6

4

3.5

2

1.0 3.00.15

HFBR-5103, 62.5/125 µm

HFBR-5103,50/125 µm

HFBR-5105,62.5/125 µm

HFBR-5104,62.5/125 µm

HFBR-5105,50/125 µm

HFBR-5104,50/125 µm

Page 6: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

131

TR

AN

SC

EIV

ER

RE

LA

TIV

E O

PT

ICA

L P

OW

ER

BU

DG

ET

AT

CO

NS

TA

NT

BE

R (

dB

)

0 200

3.0

0

SIGNAL RATE (MBd)

25 75 100 125

2.5

2.0

1.5

1.0

175

0.5

50 150

CONDITIONS:1. PRBS 27-12. DATA SAMPLED AT CENTER OF DATA SYMBOL.3. BER = 10-6

4. TA = 25° C5. VCC = 5 Vdc6. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns.

ment and the EIA/TIA-568-ACommercial Building Telecom-munications Cabling Standard perSP-2840.

The HFBR-5104 series 800 nmtransceiver curve in Figure 4 wasgenerated based on extensiveempirical test data of typical 800nm transmitter and receiverperformance. The curve includesthe effect of typical fiber attenua-tion, plus receiver sensitivity lossdue to chromatic and metaldispersion losses through thefiber.

Transceiver SignalingOperating Rate Range andBER PerformanceFor purposes of definition, thesymbol (Baud) rate, also calledsignaling rate, is the reciprocal ofthe shortest symbol time. Datarate (bits/sec) is the symbol ratedivided by the encoding factor

illustrates the typical trade-offbetween link BER and thereceivers input optical powerlevel.

Transceiver JitterPerformanceThe Hewlett-Packard 1300 nmtransceivers are designed tooperate per the system jitterallocations stated in Tables E1 ofAnnexes E of the FDDI PMD andLCF-PMD standards.

The HP 1300 nm transmitters willtolerate the worst case inputelectrical jitter allowed in thesetables without violating the worstcase output jitter requirements ofSections 8.1 Active OutputInterface of the FDDI PMD andLCF-PMD standards.

The HP 1300 nm receivers willtolerate the worst case inputoptical jitter allowed in Sections8.2 Active Input Interface of the

used to encode the data (symbols/bit).

When used in FDDI and ATM 100Mbps applications theperformance of the 1300 nmtransceivers is guaranteed overthe signaling rate of 10 MBd to125 MBd to the full conditionslisted in individual productspecification tables.

The transceivers may be used forother applications at signalingrates outside of the 10 MBd to125 MBd range with somepenalty in the link optical powerbudget primarily caused by areduction of receiver sensitivity.Figure 5 gives an indication ofthe typical performance of these1300 nm products at differentrates.

These transceivers can also beused for applications whichrequire different Bit Error Rate(BER) performance. Figure 6

Figure 5. Transceiver Relative Optical Power Budgetat Constant BER vs. Signaling Rate.

Figure 6. Bit Error Rate vs. Relative Receiver InputOptical Power.

BIT

ER

RO

R R

AT

E

-6 4

1 x 10-2

RELATIVE INPUT OPTICAL POWER – dB

-4 2-2 0

1 x 10-4

1 x 10-6

1 x 10-8

2.5 x 10-10

1 x 10-11

HFBR-5103/-5104/-5105

CONDITIONS:1. 125 MBd 2. PRBS 27-13. CENTER OF SYMBOL SAMPLING.4. TA = 25° C5. VCC = 5 Vdc6. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns.

CENTER OF SYMBOL

1 x 10-12

1 x 10-7

1 x 10-5

1 x 10-3

SERIES

Page 7: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

132

FDDI PMD and LCF-PMDstandards without violating theworst case output electrical jitterallowed in the Tables E1 of theAnnexes E.

The jitter specifications stated inthe following 1300 nmtransceiver specification tablesare derived from the values inTables E1 of Annexes E. Theyrepresent the worst case jittercontribution that the transceiversare allowed to make to the overallsystem jitter without violating theAnnex E allocation example. Inpractice the typical contributionof the HP transceivers is wellbelow these maximum allowedamounts.

Recommended HandlingPrecautionsHewlett-Packard recommendsthat normal static precautions betaken in the handling andassembly of these transceivers toprevent damage which may beinduced by electrostaticdischarge (ESD). The HFBR-5100 series of transceivers meetMIL-STD-883C Method 3015.4Class 2 products.

Care should be used to avoidshorting the receiver data orsignal detect outputs directly toground without proper currentlimiting impedance.

Solder and Wash ProcessCompatibilityThe transceivers are deliveredwith protective process plugsinserted into the duplex SC orduplex ST connector receptacle.This process plug protects theoptical subassemblies duringwave solder and aqueous washprocessing and acts as a dustcover during shipping.

These transceivers are compat-ible with either industry standardwave or hand solder processes.

Shipping ContainerThe transceiver is packaged in ashipping container designed toprotect it from mechanical andESD damage during shipment orstorage.

Board Layout - DecouplingCircuit and Ground PlanesIt is important to take care in thelayout of your circuit board toachieve optimum performancefrom these transceivers. Figure 7provides a good example of aschematic for a power supplydecoupling circuit that works wellwith these parts. It is furtherrecommended that a contiguous

Figure 7. Recommended Decoupling and Termination Circuits

NO INTERNAL CONNECTION NO INTERNAL CONNECTION

HFBR-510X

TOP VIEW

VEE RD RD SD VCC VCC TD TD VEE1 2 3 4 5 6 7 8 9

C1 C2

L1 L2 R2 R3

R1 R4C5

C3 C4

R9

R10

VCC FILTERAT VCC PINS

TRANSCEIVER

R5 R7

R6 R8C6

RD RD SD VCC TD TD

TERMINATIONAT PHYDEVICEINPUTS

NOTES:THE SPLIT-LOAD TERMINATIONS FOR ECL SIGNALS NEED TO BE LOCATED AT THE INPUT OF DEVICES RECEIVING THOSE ECL SIGNALS. RECOMMEND 4-LAYER PRINTED CIRCUIT

BOARD WITH 50 OHM MICROSTRIP SIGNAL PATHS BE USED.

TERMINATIONAT TRANSCEIVERINPUTS

R1 = R4 = R6 = R8 = R10 = 130 OHMS.R2 = R3 = R5 = R7 = R9 = 82 OHMS.C1 = C2 = C3 = C5 = C6 = 0.1 µF.C4 = 10 µF.L1 = L2 = 1 µH COIL OR FERRITE INDUCTOR.

Rx Rx Tx Tx

VCC

VCC

Page 8: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

133

ground plane be provided in thecircuit board directly under thetransceiver to provide a lowinductance ground for signalreturn current. This recommenda-tion is in keeping with good highfrequency board layout practices.

Board Layout - Hole PatternThe Hewlett-Packard transceivercomplies with the circuit board“Common Transceiver Footprint”hole pattern defined in theoriginal multisource announce-ment which defined the 1x9package style. This drawing isreproduced in Figure 8 with theaddition of ANSI Y14.5Mcompliant dimensioning to beused as a guide in the mechanicallayout of your circuit board.

Board Layout - Art WorkThe Applications Engineeringgroup has developed Gerber fileartwork for a multilayer printedcircuit board layout incorporatingthe recommendations above.Contact your local Hewlett-Packard sales representative fordetails.

Board Layout - MechanicalFor applications providing achoice of either a duplex SC or aduplex ST connector interface,while utilizing the same pinout onthe printed circuit board, the STport needs to protrude from thechassis panel a minimum of9.53 mm for sufficient clearanceto install the ST connector.

Please refer to Figure 8a for amechanical layout detailing the

Figure 8. Recommended Board Layout Hole Pattern

recommended location of theduplex SC and duplex ST trans-ceiver packages in relation to thechassis panel.

Regulatory ComplianceThese transceiver products areintended to enable commercialsystem designers to developequipment that complies with thevarious international regulationsgoverning certification ofInformation TechnologyEquipment. See the RegulatoryCompliance Table for details.Additional information isavailable from your Hewlett-Packard sales representative.

Electrostatic Discharge (ESD)There are two design cases inwhich immunity to ESD damageis important.

(8X) 2.54.100

20.32.800

20.32.800

1.9 ± 0.1.075 ± .004

(2X) ø

Ø0.000 M A

0.8 ± 0.1.032 ± .004

(9X) ø

Ø0.000 M A

–A–

TOP VIEW

Page 9: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

134

Figure 8a. Recommended Common Mechanical Layout for SC and ST 1x9 Connectored Transceivers.

25.4

42.0

24.89.53

(NOTE 1)

39.12

6.79

25.4

12.09

11.1

0.75

12.0

0.51

NOTE 1: MINIMUM DISTANCE FROM FRONTOF CONNECTOR TO THE PANEL FACE.

Page 10: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

135

Regulatory Compliance Table

Feature Test Method Performance

Electrostatic Discharge MIL-STD-883C Meets Class 2 (2000 to 3999 Volts)(ESD) to the Electrical Method 3015.4 Withstand up to 2200 V applied betweenPins electrical pins.

Electrostatic Discharge Variation of Typically withstand at least 25 kV without damage(ESD) to the Duplex SC IEC 801-2 when the Duplex SC Connector Receptacle isReceptacle contacted by a Human Body Model probe.

Electromagnetic FCC Class B Typically provide a 13 dB margin (with duplex SCInterference (EMC) CENELEC CEN55022 package) or a 9 dB margin (with duplex ST

Class B (CISPR 22B) package) to the noted standard limits when testedVCCI Class 2 at a certified test range with the transceiver

mounted to a circuit card without a chassisenclosure.

Immunity Variation of IEC 801-3 Typically show no measurable effect from a10 V/m field swept from 10 to 450 MHzapplied to the transceiver when mounted to acircuit card without a chassis enclosure.

Figure 9. Transmitter Output Optical Spectral Width (FWHM) vs. TransmitterOutput Optical Center Wavelength and Rise/Fall Times.

The first case is during handlingof the transceiver prior to mount-ing it on the circuit board. It isimportant to use normal ESDhandling precautions for ESDsensitive devices. Theseprecautions include usinggrounded wrist straps, workbenches, and floor mats in ESDcontrolled areas.

The second case to consider isstatic discharges to the exteriorof the equipment chassis con-taining the transceiver parts. Tothe extent that the duplex SCconnector is exposed to theoutside of the equipment chassisit may be subject to whateverESD system level test criteria thatthe equipment is intended tomeet.

Electromagnetic Interference(EMI)Most equipment designs utilizingthese high speed transceiversfrom Hewlett-Packard will berequired to meet the require-ments of FCC in the UnitedStates, CENELEC EN55022(CISPR 22) in Europe and VCCIin Japan.

1380

200

100

λC – TRANSMITTER OUTPUT OPTICALCENTER WAVELENGTH –nm

1200 1300 1320

180

160

140

120

13601340

∆λ –

TR

AN

SM

ITT

ER

OU

TP

UT

OP

TIC

AL

SP

EC

TR

AL

WID

TH

(F

WH

M)

–nm

tr/f – TRANSMITTEROUTPUT OPTICALRISE/FALL TIMES – ns

1.5

2.0

3.0

3.5

2.5

3.0

3.5

HFBR-5103 FDDI TRANSMITTER TEST RESULTSOF λC, ∆λ AND tr/f ARE CORRELATED ANDCOMPLY WITH THE ALLOWED SPECTRAL WIDTHAS A FUNCTION OF CENTER WAVELENGTH FORVARIOUS RISE AND FALL TIMES.

Page 11: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

136

For additional informationregarding EMI, susceptibility,ESD and conducted noise testingprocedures and results on the1x9 Transceiver family, pleaserefer to Applications Note 1075,Testing and Measuring Electro-magnetic CompatibilityPerformance of the HFBR-510X/-520X Fiber OpticTransceivers.

Transceiver Reliabilityand PerformanceQualification DataThe 1x9 transceivers have passedHewlett-Packard reliability andperformance qualification testing

and are undergoing ongoingquality monitoring. Details areavailable from your Hewlett-Packard sales representative.

These transceivers are manufac-tured at the Hewlett-PackardSingapore location which is an ISO9002 certified facility.

Ordering InformationThe HFBR-5103/-5103T andHFBR-5105/-5105T 1300 nmproducts and the HFBR-5104/-5104T 800 nm products are avail-able for production orders throughthe Hewlett-Packard ComponentField Sales Offices and AuthorizedDistributors world wide.

In all well-designed chassis, two0.5" holes for ST connectors toprotrude through will provide4.6 dB more shielding than one1.2" duplex SC rectangularcutout. Thus, in a well-designedchassis, the duplex ST 1x9transceiver emissions will beidentical to the duplex SC 1x9transceiver emissions.

ImmunityEquipment utilizing thesetransceivers will be subject toradio-frequency electromagneticfields in some environments.These transceivers have a highimmunity to such fields.

Figure 10. Output Optical Pulse Envelope.

40 ± 0.7

10.0

4.850

1.5250.5255.6

100% TIMEINTERVAL

± 0.725 ± 0.725

4.40

1.975

0.075

0.50

0.025

-0.0250.0

-0.05

0.10

10.0

5.6 1.525

0.525

4.85080 ± 500 ppm

4.401.975

0.075

0.90

1.025

1.25

TIME – ns

0% TIMEINTERVAL

1.000.975

RE

LA

TIV

E A

MP

LIT

UD

E

THE HFBR-5103 OUTPUT OPTICAL PULSE SHAPE SHALL FIT WITHIN THE BOUNDARIES OF THEPULSE ENVELOPE FOR RISE AND FALL TIME MEASUREMENTS.

Page 12: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

137

Applications SupportMaterialsContact your local Hewlett-Packard Component Field SalesOffice for information on how toobtain PCB layouts, test boardsand demo boards for the 1x9transceivers.

Evaluation KitsHewlett-Packard has availablethree evaluation kits for the 1x9transceivers. The purpose ofthese kits is to provide the neces-sary materials to evaluate theperformance of the HFBR-510Xfamily in a pre-existing 1x13 or2x11 pinout system designconfiguration or when connec-tored to various test equipment.

1. HFBR-0305 - ATMEvaluation KitThis kit consists of one HFBR-5205, one 1x13 to 1x9 pinoutadapter card, and one threemeter duplex SC to duplex ST

connectored 62.5/125 µm fiberoptic cable.

2. HFBR-0303 - FDDIEvaluation KitThis kit consists of one HFBR-5103, one 2x11 to 1x9 pinoutadapter card, one 1x13 to 1x9pinout adapter card, and onethree meter duplex SC to MIC/Receptacle connectored 62.5/125 µm fiber optic cable.

3. HFBR-0319 Evaluation TestFixture BoardThis test fixture converts +5 VECL 1x9 transceivers to –5 VECL BNC coax connections sothat direct connections toindustry standard fiber optictest equipment can beaccomplished.

Accessory Duplex SC Con-nectored Cable AssembliesHewlett-Packard recommends foroptimal coupling the use of

flexible-body duplex SC connec-tored cable. Hewlett-Packardoffers two such compatibleDuplex SC connectored jumpercable assemblies to assist you inthe evaluation of these trans-ceiver products. These cablesmay be purchased from HP withthe following part numbers.

1. HFBR-BKD001A duplex cable 1 meter longassembled with 62.5/125 µmfiber and Duplex SC connectorplugs on both ends.

2. HFBR-BKD010A duplex cable 10 meters longassembled with 62.5/125 µmfiber and Duplex SC connectorplugs on both ends.

Accessory Duplex STConnectored CableAssembliesHewlett-Packard recommends theuse of Duplex Push-Pullconnectored cable for the mostrepeatable optical power couplingperformance.

Hewlett-Packard offers two suchcompatible Duplex Push-Pull STconnectored jumper cableassemblies to assist you in yourevaluation of these products.

These cables may be purchasedfrom HP with the following partnumbers.

1. HFBR-XXX001A duplex cable 1 meter long,assembled with 62.5/125 µmfiber and Duplex Push-Pull STconnector plugs on both ends.

2. HFBR-XXX010A duplex cable 10 meters longassembled with 62.5/125 µmfiber and Duplex Push-Pull STconnector plugs on both ends.Figure 11. Relative Input Optical Power vs. Eye

Sampling Time Position.

RE

LA

TIV

E IN

PU

T O

PT

ICA

L P

OW

ER

(d

B)

-4 4

0

EYE SAMPLING TIME POSITION (ns)

-3 -1 0 1

5

4

3

2

3

1

-2 2

2.5 x 10-10 BER

1.0 x 10-12 BER

CONDITIONS:1.TA = 25° C2. VCC = 5 Vdc3. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns.4. INPUT OPTICAL POWER IS NORMALIZED TO CENTER OF DATA SYMBOL.5. NOTE 20 AND 21 APPLY.

HFBR-5103/-5104/-5105SERIES

Page 13: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

138

Figure 12. Signal Detect Thresholds and Timing.

-31.0 dBm

-45.0 dBm

SIGNAL – DETECT (ON)

SIGNAL – DETECT (OFF)

AS – MAX

INPUT OPTICAL POWER(> 1.5 dB STEP INCREASE)

INPUT OPTICAL POWER(> 4.0 dB STEP DECREASE)

PO = MAX (PS OR -45.0 dBm)(PS = INPUT POWER FOR BER < 102)

MIN (PO + 4.0 dB OR -31.0 dBm)

PA(PO + 1.5 dB < PA < -31.0 dBm)

OP

TIC

AL

PO

WE

R

TIME

SIG

NA

LD

ET

EC

TO

UT

PU

T

AS – MAX — MAXIMUM ACQUISITION TIME (SIGNAL). AS – MAX IS THE MAXIMUM SIGNAL – DETECT ASSERTION TIME FOR THE STATION.AS – MAX SHALL NOT EXCEED 100.0 µs. THE DEFAULT VALUE OF AS – MAX IS 100.0 µs.

ANS – MAX — MAXIMUM ACQUISITION TIME (NO SIGNAL). ANS – MAX IS THE MAXIMUM SIGNAL – DETECT DEASSERTION TIME FOR THE STATION.ANS – MAX SHALL NOT EXCEED 350 µs. THE DEFAULT VALUE OF AS – MAX IS 350 µs.

ANS – MAX

HFBR-5103, -5104, and -5105 SeriesAbsolute Maximum Ratings

Parameter Symbol Min. Typ. Max. Unit Reference

Storage Temperature TS -40 100 °C

Lead Soldering Temperature TSOLD 260 °C

Lead Soldering Time tSOLD 10 sec.

Supply Voltage VCC -0.5 7.0 V

Data Input Voltage VI -0.5 VCC V

Differential Input Voltage VD 1.4 V Note 1

Output Current IO 50 mA

Page 14: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

139

HFBR-5103, -5104 and -5105 SeriesRecommended Operating Conditions

Parameter Symbol Min. Typ. Max. Unit Reference

Ambient Operating Temperature TA 0 70 °C

Supply Voltage VCC 4.75 5.25 V

Data Input Voltage - Low VIL - VCC -1.810 -1.475 V

Data Input Voltage - High VIH - VCC -1.165 -0.880 V

Data and Signal Detect Output Load RL 50 Ω Note 2

Transmitter Electrical Characteristics(TA = 0°C to 70°C, VCC = 4.75 V to 5.25 V)

Parameter Symbol Min. Typ. Max. Unit Reference

Supply Current ICC 145 185 mA Note 3

Power Dissipation PDISS 0.76 0.97 W

Data Input Current - Low IIL -350 0 µA

Data Input Current - High IIH 14 350 µA

Receiver Electrical Characteristics(TA = 0°C to 70°C, VCC = 4.75 V to 5.25 V)

Parameter Symbol Min. Typ. Max. Unit Reference

Supply Current ICC 82 145 mA Note 4

Power Dissipation PDISS 0.3 0.5 W Note 5

Data Output Voltage - Low VOL - VCC -1.840 -1.620 V Note 6

Data Output Voltage - High VOH - VCC -1.045 -0.880 V Note 6

Data Output Rise Time tr 0.35 2.2 ns Note 7

Data Output Fall Time tf 0.35 2.2 ns Note 7

Signal Detect Output Voltage - Low VOL - VCC -1.840 -1.620 V Note 6

Signal Detect Output Voltage - High VOH - VCC -1.045 -0.880 V Note 6

Signal Detect Output Rise Time tr 0.35 2.2 ns Note 7

Signal Detect Output Fall Time tf 0.35 2.2 ns Note 7

Page 15: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

140

HFBR-5103/-5103TTransmitter Optical Characteristics(TA = 0°C to 70°C, VCC = 4.75 V to 5.25 V)

Parameter Symbol Min. Typ. Max. Unit Reference

Output Optical Power BOL PO -19 -16.8 -14 dBm avg. Note 1162.5/125 µm, NA = 0.275 Fiber EOL -20

Output Optical Power BOL PO -22.5 -20.3 -14 dBm avg. Note 1150/125 µm, NA = 0.20 Fiber EOL -23.5

Optical Extinction Ratio 0.001 0.03 % Note 13-50 -35 dB

Output Optical Power at PO (“0”) -45 dBm avg. Note 14Logic “0” State

Center Wavelength λC 1270 1308 1380 nm Note 15Figure 9

Spectral Width - FWHM ∆λ 137 170 nm Note 15Figure 9

Optical Rise Time tr 0.6 1.0 3.0 ns Note 15, 16Figure 9, 10

Optical Fall Time tf 0.6 2.1 3.0 ns Note 15, 16Figure 9, 10

Duty Cycle Distortion DCD 0.02 0.6 ns p-p Note 17Contributed by theTransmitter

Data Dependent Jitter DDJ 0.02 0.6 ns p-p Note 18Cobntributed by theTransmitter

Random Jitter Contributed RJ 0 0.69 ns p-p Note 19by the Transmitter

Page 16: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

141

HFBR-5103/-5103TReceiver Optical and Electrical Characteristics(TA = 0°C to 70°C, VCC = 4.75 V to 5.25 V)

Parameter Symbol Min. Typ. Max. Unit Reference

Input Optical Power PIN Min. (W) -33.5 -31 dBm avg. Note 20Minimum at Window Edge Figure 11

Input Optical Power PIN Min. (C) -34.5 -31.8 dBm avg. Note 21Minimum at Eye Center Figure 11

Input Optical Power Maximum PIN Max. -14 -11.8 dBm avg. Note 20

Operating Wavelength λ 1270 1380 nm

Duty Cycle Distortion DCD 0.02 0.4 ns p-p Note 8Contributed by the Receiver

Data Dependent Jitter DDJ 0.35 1.0 ns p-p Note 9Contributed by the Receiver

Random Jitter Contributed RJ 1.0 2.14 ns p-p Note 10by the Receiver

Signal Detect - Asserted PA PD + 1.5 dB -33 dBm avg. Note 22, 23Figure 12

Signal Detect - Deasserted PD -45 dBm avg. Note 24, 25Figure 12

Signal Detect - Hysteresis PA - PD 1.5 2.4 dB Figure 12

Signal Detect Assert Time AS_Max 0 55 100 µs Note 22, 23(off to on) Figure 12

Signal Detect Deassert Time ANS_Max 0 110 350 µs Note 24, 25(on to off) Figure 12

Page 17: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

142

HFBR-5104/-5104TTransmitter Optical Characteristics(TA = 0°C to 70°C, VCC = 4.75 V to 5.25 V)

Parameter Symbol Min. Typ. Max. Unit Reference

Output Optical Power BOL PO -17 -12 dBm avg. Note 1262.5/125 µm, NA = 0.275 Fiber EOL -20

Output Optical Power BOL PO -20.8 -12 dBm avg. Note 1250/125 µm, NA = 0.20 Fiber EOL -23.8

Optical Extinction Ratio 0.01 % Note 13-40 dB

Output Optical Power at PO (“0”) -45 dBm avg. Note 14Logic “0” State

Center Wavelength λC 800 900 nm

Spectral Width - FWHM ∆λ 100 nm

Optical Rise Time tr 4.5 ns Note 16a

Optical Fall Time tf 4.5 ns Note 16a

Systematic Jitter Contributed SJ 1.7 ns p-p Note 26by the Transmitter

Random Jitter Contributed RJ 0.69 ns p-p Note 27by the Transmitter

Page 18: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

143

HFBR-5104/-5104TReceiver Optical and Electrical Characteristics(TA = 0°C to 70°C, VCC = 4.75 V to 5.25 V)

Parameter Symbol Min. Typ. Max. Unit Reference

Input Optical Power PIN Min. (W) -27.5 dBm avg. Note 20bMinimum at Window Edge

Input Optical Power PIN Min. (C) -28 dBm avg. Note 21aMinimum at Eye Center

Input Optical Power Maximum PIN Max. -12 dBm avg. Note 20b

Operating Wavelength λ 800 900 nm

Systematic Jitter Contributed SJ 1.2 ns p-p Note 26by the Receiver

Random Jitter Contributed RJ 2.6 ns p-p Note 27by the Receiver

Signal Detect - Asserted PA PD + 1.5 dB -29.5 dBm avg. Note 22

Signal Detect - Deasserted PD -45 dBm avg. Note 24

Signal Detect - Hysteresis PA - PD 1.5 dB

Signal Detect Assert Time AS_Max 0 55 100 µs Note 22(off to on)

Signal Detect Deassert Time ANS_Max 0 110 350 µs Note 24(on to off)

Page 19: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

144

HFBR-5105/-5105TTransmitter Optical Characteristics(TA = 0°C to 70°C, VCC = 4.75 V to 5.25 V)

Parameter Symbol Min. Typ. Max. Unit Reference

Output Optical Power BOL PO -21 -14 dBm avg. Note 1162.5/125 µm, NA = 0.275 Fiber EOL -22

Output Optical Power BOL PO -24.5 -14 dBm avg. Note 1150/125 µm, NA = 0.20 Fiber EOL -25.5

Optical Extinction Ratio 0.001 0.03 % Note 13-50 -35 dB

Output Optical Power at PO (“0”) -45 dBm avg. Note 14Logic “0” State

Center Wavelength λC 1270 1308 1380 nm

Spectral Width - FWHM ∆λ 137 250 nm

Optical Rise Time tr 4 ns Note 16a

Optical Fall Time tf 4 ns Note 16a

Duty Cycle Distortion DCD 0.02 0.6 ns p-p Note 17Contributed by the Transmitter

Data Dependent Jitter DDJ 0.02 0.6 ns p-p Note 18Contributed by the Transmitter

Random Jitter Contributed RJ 0 0.69 ns p-p Note 19by the Transmitter

Page 20: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

145

HFBR-5105/-5105TReceiver Optical and Electrical Characteristics(TA = 0°C to 70°C, VCC = 4.75 V to 5.25 V)

Parameter Symbol Min. Typ. Max. Unit Reference

Input Optical Power PIN Min. (W) -29 dBm avg. Note 20aMinimum at Window Edge Figure 11

Input Optical Power PIN Min. (C) -29.8 dBm avg. Note 21aMinimum at Eye Center Figure 11

Input Optical Power Maximum PIN Max. -14 dBm avg. Note 20a

Operating Wavelength λ 1270 1380 nm

Duty Cycle Distortion DCD 0.02 0.4 ns p-p Note 8Contributed by the Receiver

Data Dependent Jitter DDJ 0.35 1.0 ns p-p Note 9Contributed by the Receiver

Random Jitter Contributed RJ 1.0 2.9 ns p-p Note 10by the Receiver

Signal Detect - Asserted PA PD + 1.5 dB -31 dBm avg. Note 22,23a

Signal Detect - Deasserted PD -45 dBm avg. Note 24,25a

Signal Detect - Hysteresis PA - PD 1.5 2.4 dB

Signal Detect Assert Time AS_Max 0 55 100 µs Note 22,(off to on) 25a

Signqal Detect Deassert Time ANS_MAX 0 110 350 µs Note 24,(on to off) 25a

Notes:1. This is the maximum voltage that

can be applied across the Differen-tial Transmitter Data Inputs toprevent damage to the input ESDprotection circuit.

2. The outputs are terminated with50 Ω connected to VCC -2 V.

3. The power supply current needed tooperate the transmitter is providedto differential ECL circuitry. Thiscircuitry maintains a nearly con-stant current flow from the powersupply. Constant current operationhelps to prevent unwanted electricalnoise from being generated andconducted or emitted to neighboringcircuitry.

4. This value is measured with the out-puts terminated into 50 Ω connectedto VCC - 2 V and an Input OpticalPower level of -14 dBm average.

5. The power dissipation value is thepower dissipated in the receiveritself. Power dissipation is calcu-lated as the sum of the products ofsupply voltage and currents, minusthe sum of the products of theoutput voltages and currents.

6. This value are measured withrespect to VCC with the outputterminated into 50 Ω connected toVCC - 2 V.

7. The output rise and fall times aremeasured between 20% and 80%levels with the output connected toVCC -2 V through 50 Ω.

8. Duty Cycle Distortion contributedby the receiver is measured at the50% threshold using an IDLE LineState, 125 MBd (62.5 MHz square-wave), input signal. The input

optical power level is -20 dBmaverage. See ApplicationInformation - Transmitter JitterSection for further information.

9. Data Dependent Jitter contributed bythe receiver is specified with theFDDI DDJ test pattern described inthe FDDI PMD Annex A.5. Theinput optical power level is -20 dBmaverage. See Application Informa-tion - Transmitter Jitter Section forfurther information.

10. Random Jitter contributed by thereceiver is specified with an IDLELine State, 125 MBd (62.5 MHzsquare-wave), input signal. Theinput optical power level is at maxi-mum “PIN Min. (W)”. See ApplicationInformation - Transmitter JitterSection for further information.

Page 21: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

146

11. These optical power values aremeasured with the followingconditions:• The Beginning of Life (BOL) to

the End of Life (EOL) opticalpower degradation is typically 1.5dB per the industry convention forlong wavelength LEDs. The actualdegradation observed in Hewlett-Packard’s 1300 nm LED productsis < 1 dB, as specified in this datasheet.

• Over the specified operatingvoltage and temperature ranges.

• With HALT Line State, (12.5 MHzsquare-wave), input signal.

• At the end of one meter of notedoptical fiber with cladding modesremoved.

The average power value can beconverted to a peak power value byadding 3 dB. Higher output opticalpower transmitters are available onspecial request.

12. The same comments of note 11apply except that industry conven-tion for short wavelength LED (800nm) BOL to EOL aging is 3 dB. Thisvalue for Output Optical Power willprovide a minimum of a 6 dB opticalpower budget at the EOL, whichwill provide at least 500 meter linklengths with margin left over forovercoming normal passive losses,such as in line connectors, in thecable plant. The actual degradationobserved in normal commercialenvironments will be considerablyless than this amount with Hewlett-Packard’s 800 nm LED products.Please consult with your local HPsales representative for furtherdetails.

13. The Extinction Ratio is a measure ofthe modulation depth of the opticalsignal. The data “0” output opticalpower is compared to the data “1”peak output optical power andexpressed as a percentage. With thetransmitter driven by a HALT LineState (12.5 MHz square-wave)signal, the average optical power ismeasured. The data “1” peak poweris then calculated by adding 3 dB tothe measured average optical power.The data “0” output optical power isfound by measuring the opticalpower when the transmitter isdriven by a logic “0” input. Theextinction ratio is the ratio of theoptical power at the “0” levelcompared to the optical power at the“1” level expressed as a percentage

or in decibels.14. The transmitter provides

compliance with the need forTransmit_Disable commands fromthe FDDI SMT layer by providingan Output Optical Power level of< -45 dBm average in response to alogic “0” input. This specificationapplies to either 62.5/125 µm or50/125 µm fiber cables.

15. This parameter complies with theFDDI PMD requirements for thetradeoffs between center wave-length, spectral width, and rise/falltimes shown in Figure 9.

16. This parameter complies with theoptical pulse envelope from theFDDI PMD shown in Figure 10. Theoptical rise and fall times aremeasured from 10% to 90% whenthe transmitter is driven by theFDDI HALT Line State (12.5 MHzsquare-wave) input signal.

16a. The optical rise and fall times aremeasured from 10% to 90% whenthe transmitter is driven by theFDDI HALT Line State (12.5 MHzsquare-wave) input signal.

17. Duty Cycle Distortion contributedby the transmitter is measured at a50% threshold using an IDLE LineState, 125 MBd (62.5 MHz square-wave), input signal. See ApplicationInformation - Transceiver JitterPerformance Section of this datasheet for further details.

18. Data Dependent Jitter contributedby the transmitter is specified withthe FDDI test pattern described inFDDI PMD Annex A.5. See Applica-tion Information - Transceiver JitterPerformance Section of this datasheet for further details.

19. Random Jitter contributed by thetransmitter is specified with anIDLE Line State, 125 MBd (62.5MHz square-wave), input signal.See Application Information -Transceiver Jitter PerformanceSection of this data sheet for furtherdetails.

20. This specification is intended toindicate the performance of thereceiver section of the transceiverwhen Input Optical Power signalcharacteristics are present per thefollowing definitions. The InputOptical Power dynamic range fromthe minimum level (with a windowtime-width) to the maximum level isthe range over which the receiver isguaranteed to provide output datawith a Bit Error Ratio (BER) better

than or equal to 2.5 x 10-10.• At the Beginning of Life (BOL)• Over the specified operating

temperature and voltage ranges• Input symbol pattern is the FDDI

test pattern defined in FDDI PMDAnnex A.5 with 4B/5B NRZIencoded data that contains a dutycycle base-line wander effect of50 kHz. This sequence causes anear worst case condition forinter-symbol interference.

• Receiver data window time-widthis 2.13 ns or greater and centeredat mid-symbol. This worst casewindow time-width is theminimum allowed eye-openingpresented to the FDDI PHYPM._Data indication input (PHYinput) per the example in FDDIPMD Annex E. This minimumwindow time-width of 2.13 ns isbased upon the worst case FDDIPMD Active Input Interfaceoptical conditions for peak-to-peakDCD (1.0 ns), DDJ (1.2 ns) and RJ(0.76 ns) presented to thereceiver.

To test a receiver with the worstcase FDDI PMD Active Input jittercondition requires exacting controlover DCD, DDJ and RJ jitter compo-nents that is difficult to implementwith production test equipment. Thereceiver can be equivalently testedto the worst case FDDI PMD inputjitter conditions and meet theminimum output data window time-width of 2.13 ns. This is accom-plished by using a nearly ideal inputoptical signal (no DCD, insignificantDDJ and RJ) and measuring for awider window time-width of 4.6 ns.This is possible due to the cumula-tive effect of jitter componentsthrough their superposition (DCDand DDJ are directly additive andRJ components are rms additive).Specifically, when a nearly idealinput optical test signal is used andthe maximum receiver peak-to-peakjitter contributions of DCD (0.4 ns),DDJ (1.0 ns), and RJ (2.14 ns) exist,the minimum window time-widthbecomes 8.0 ns -0.4 ns - 1.0 ns - 2.14ns = 4.46 ns, or conservatively4.6 ns. This wider window time-width of 4.6 ns guarantees the FDDIPMD Annex E minimum windowtime-width of 2.13 ns under worstcase input jitter conditions to theHewlett-Packard receiver.• Transmitter operating with an

Page 22: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

147

IDLE Line State pattern, 125MBd (62.5 MHz square-wave),input signal to simulate anycross-talk present between thetransmitter and receiver sectionsof the transceiver.

20a. All the conditions of Note 20 applyexcept that the BER requirement istightened to 1 x 10-12 and theminimum window time-width testcondition is narrowed from 4.6 ns to3.7 ns to reflect the lesser amount ofworst case input optical jitter as aresult of shorter optical cablelengths and lower BER which areboth attributes of the FDDI LCF-PMD.

20b. All the conditions of Note 20 applyexcept that the BER requirement istightened to 1 x 10-12 and theminimum window time-width testcondition is adjusted to 4.2 ns toreflect the HFBR-5104 transmittercontributed jitter values per thespecification table.

21. All conditions of Note 20 applyexcept that the measurement ismade at the center of the symbolwith no window time-width.

21a. All the conditions of Note 21 applyaccept that the BER requirement istightened to 1 x 10-12.

22. This value is measured during thetransition from low to high levels ofinput optical power.

23. The Signal Detect output shall beasserted within 100 µs after a stepincrease of the Input Optical Power.The step will be from a low Input

Optical Power, ≤ -45 dBm, into therange between greater than PA, and-14 dBm. The BER of the receiveroutput will be 10-2 or better duringthe time, LS_Max (15 µs) afterSignal Detect has been asserted. SeeFigure 12 for more information.

23a. The Signal Detect output shall beasserted within 100 µs after a stepincrease of the Input Optical Power.The step will be from a low InputOptical Power, ≤ -45 dBm, into therange -27 dBm ± 2 dB. The BER ofthe receiver output will be 10-2 orbetter during the time, LS_Max(15 µs) after Signal Detect has beenasserted.

24. This value is measured during thetransition from high to low levels ofinput optical power. The maximumvalue will occur when the inputoptical power is either -45 dBmaverage or when the input opticalpower yields a BER of 10-2 or better,whichever power is higher.

25. Signal detect output shall be de-asserted within 350 µs after a stepdecrease in the Input Optical Powerfrom a level which is the lower of;-31 dBm or PD + 4 dB (PD is thepower level at which signal detectwas deasserted), to a power level of-45 dBm or less. This step decreasewill have occurred in less than 8 ns.The receiver output will have a BERof 10-2 or better for a period of 12 µsor until signal detect is deasserted.The input data stream is the QuietLine State. Also, signal detect will

be deasserted within a maximum of350 µs after the BER of the receiveroutput degrades above 10-2 for aninput optical data stream thatdecays with a negative ramp func-tion instead of a step function. SeeFigure 12 for more information.

25a. Signal detect output shall be de-asserted within 350 µs after a stepdecrease in the Input Optical Power.The step decrease signal shall havean on level of -27 dBm ± 2 dB andan off power level of -45 dBm or less.This step decrease will haveoccurred in less than 8 ns. Thereceiver outputs within 12 µs afterthe step decrease in the opticalpower will not reproduce with anaccuracy greater than 90% anyspurious signals (e.g. symbols fromadjacent physical link componentsor power supply ripple). The inputdata stream is the Quiet Line State.Signal detect will also be deassertedwithin a maximum of 350 µs afterthe BER of the receiver outputdegrades above 10-2 for an inputoptical data stream that decays witha negative ramp function with aresponse time > 8 ns.

26. Systematic Jitter (SJ) contributedby the 800 nm transmitter is a com-bination of Duty Cycle Distortion(DCD) and Data Dependent Jitter(DDJ).

27. Random Jitter contributed by the800 nm transmitter is specified withan IDLE Line State, 125 MBd (62.5MHz square-wave), input signal.

Page 23: FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low ...ps-2.kev009.com/ohlandl/3500/HFBR-5103T.pdf · FDDI, 100 Mbps ATM, and Fast Ethernet Transceivers in Low Cost 1x9 Package

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.