Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an...

20
Confidential Oct 2019 Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs

Transcript of Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an...

Page 1: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

Confidential

Oct 2019

Faraday RISC-V Based ASIC Solution forEdge AI and IoT SoCs

Page 2: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

2Confidential

Agenda

• Company Profile

• AIoT SoC Achievements

• Faraday’s Solution to AIoT ASIC Design

Page 3: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

3Confidential

Faraday at A GlanceFinancial status• Capital: US$80M• Revenue: US$163M (Y2018)

Top management• Chairman: Stan Hung• President: Steve Wang• COO: Flash Lin

Established since Y1993• Taiwan IPO since Y1999 (TWSE: 3035)• Commitment in ASIC & IP business

Page 4: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

4Confidential

China• Chongqing• Suzhou• Shanghai

Netherlands• Amsterdam

India• Bengaluru

Vietnam• Ho Chi Minh

Japan• Tokyo

USA• Oregon• Silicon Valley

Taiwan• Hsinchu (HQ)• Taipei• Tainan

Global Deployment

Global sales officeswith 20+ Sales Rep.

5Employeesworldwide

850+Design centers

8ASIC projects

taped-out

2200+IPs

silicon-proven

3000+

Sales & serviceDesign centersSales Rep.

Page 5: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

5Confidential

Mainstream Technology

• Best cost/performance foundrysolution.

• In-house IPs offer customizationand lower design risk.

• Numerous process offerings forall market segments.

Leading-edge Technology• Forefront technology offerings• Leverage 3rd Party IPs with in-

house IPs• Innovative applications

Microcontroller

SoC

Advanced

40nm/28nm/22nm

14nm & beyond

55nm & below

AI Cloud HPC

FA Projector MFP

IoT Smart grid

Strategic Partnership with UMC and Samsung Foundry

Page 6: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

6Confidential

Diversified Application Coverage

• Femtocell• Switch• Networking

security• Pre5G/5G• Home gateway

Consumer/Multimedia/PC peripheral

AIoT IndustrialCommunication

• DSC• IP Cam• Drone• Consumer MCU• Speech controller• Calculator• USB dongle/Hub• eMMC/NAND

flash/UFS

• AI• Pico projector• Enterprise SSD• 3D Sensing• Security IC• HPC• Smart home• SSD• Wearable• Ethernet MCU• Pressure sensor• Sweeping robot

• Agriculture• Automotive• Aviation• Medical• MFP• Robot• FPGA• Factory

automation• Solar power

Page 7: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

7

AIoT SoC Achievements

Page 8: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

8Confidential

Wearable• Enabling AI Technology in Wearable Devices

– Neural Network Hardware Accelerator– Support ECG, ECG Pro and Arrhythmia

• IP customization service– CPU hardness expertise– Analog IP customization

• Ultra low-power SoC Design– UMC 55uLP process– Support AON (Always ON)– Low operating voltage for long battery life

• Proven software design kit based on FreeRTOS

Page 9: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

9Confidential

Medical Image Processing• Project Challenges

– Integrate multiple chips into an ASIC• MCU + FPGA + USB PHY + PCIe

– Smaller form factor and Ultra low power– Boost throughput and bandwidth for higher resolution sensors

• Methodology solutions– Multi-mode, Multi-corner timing optimization and analysis– Low-power function verification and layout verification– Crosstalk noise prevention, analysis, and repair– PCIe IP replacement and driver porting– Upgrade USB protocol to USB3– PLL and LVDS customization– Software porting for PCIe and DDR

Page 10: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

10

Faraday’s Solution to AIoT ASIC Design

Page 11: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

11Confidential

SoCreative!™ IoT SoC Platform Development Roadmap

Higher integration for faster time-to-market, more optimized performance

FIE3200FPGA

A7 FIE3255(Uranus )

55uLP

Ariel40uLP

Platform

Uranus+55uLP-SSTPlatformPe

rfor

man

ce

2013 2016 2017 2018 2019 2020

FIE3240FPGA

K7

Page 12: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

12Confidential

ComingSoon

SoC Platform Product Tree

SoCreative!™ – IoT

FIE3240 Uranus+™

FPGA Kintex 7-325T/K7-

410T RISC-V Demo SDK (CMSIS)

55uLP SoC CM4 Up to 100MHz 1MB eFlash

Ariel™

40LP- SoC Andes N25F Up to 200MHz 1MB eFlash

FIE3200

FPGA Artix 7-200T RISC-V Support SDK (CMSIS)

NEWNEW NEWNEW

Page 13: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

13Confidential

Physical or Virtual SoC Development Platform

SoReal!Virtual PlatformEnable early softwaredevelopment

• Pre-built IP models fromFaraday, ARM fast model, andSynopsys

• System C & HDL co-simulation• Virtual IO support• Suitable for boot code, OS,

driver, middleware andapplication development

• Proven system• Up-to-date IPs• Pre-verified SW package• Good for IP hardware

verification

SoCreative!SoC EVB Platform

Real Performance Logic andsystem verification

Page 14: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

14Confidential

FPGA-to-ASIC Service Accelerates Time-to-market

4 months from Final Spec Handoff to Tape out

• Seamless conversion for existingFPGA solutions improvingperformance, power and area– Security enhancement– Private labels– Package derivatives for different

markets– Lower system BOM cost– Form factor reduction– Obsolete part replacement– Supply chain stability

Merging options

ASIC

FaradayFPGA-to-ASIC

conversion service

CPU MPS1 MPS2

SPI SRAM

SoC Bus

MAC

FPGA2FPGA1

ASSP1 ASSP2

MPS1

MPS2

Faraday’s Micro-programmable Sequencing engine (MPS) forquick circuit function replacement & implementationFaraday’s Micro-programmable Sequencing engine (MPS) forquick circuit function replacement & implementation

Page 15: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

15Confidential

FIE3240 Development Environment

• Features:– Enlarge FPGA logic resource

• FIE3200 : A7-200T; FIE3240 : K7-325T/K7-410T• 1.5 ~ 2x gate count

– Supports PCIe-to-PCIe interconnect• High speed connector by type-C• FPGA2FPGA, FPGA2ASIC communication

– HAPS daughter board re-use• Enable USB3, MIPI, GPHY, DDR function for

future project support– Multiple Voltage IO bank support

• Support 1.8V/2.5V/3.3V

Development stage Mass production and update stage

Page 16: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

16Confidential

Ariel™ Platform (Q2 2020)• Features:

– RISC-V Cores• Andes N25F• Develop assistant-processor applications• SDK Ecosystem (Tool-chain, IDE, Device Drivers)

– 40LP @0.9V/1.1V• 0.9v low power kit• Numerous IP blocks: Analog IPs/IO cell /Core cell/SRAM

– Memory• 1024KB eFlash• 160KB SRAM

– DNN Engine• Enable voice conversion application

– Peripherals• USB OTG/DMA/SDHC/SLCD• HSGPIO• I2C, SSP, UART, SPIF• 12-bit ADC/10-bit DAC• SHA/AES/RSA/TRNG/CRC

Page 17: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

17Confidential

Total Solution Block Diagram of AI Edge Computing• Broad Applications : Security, Surveillance, Wearable, Voice Recognition…etc• Comprehensive IP Coverage : DDR, MIPI, USB, PCIe, Ethernet, ADC/DAC• CPU Harden for high performance• Wide Technology Adoption: 55nm/40nm/28nm/14nm/10nm/8nm• FPGA2ASIC Conversion Service

CameraIF

LANHostCPU

HostDevice

Microphone/Speaker

FLASHDDRXLPDDRX

PLL

CPU

USB3.1 PCIeG3/G4 Ethernet SD IO

Audi

oAD

C/DA

CDi

spla

y IO

Vide

o IF

MIP

I Rx

NN Engine

Third party IP

Faraday IP

Customer Logic

CustomerLogic

Page 18: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

18Confidential

Low Power SoC Design and DVFS• Multi-Vt Device• DVFS (dynamic voltage and frequency scaling)• Power Domain Partition• Faraday PowerSlash™ IPs offer fundamental building blocks for a low-power design• Micro program sequence engine for power saving• Analog IP Customization

Normal/Turbomode

(Up to 48MHz)

Boost Mode(Up to 144MHz)Sleep Mode

Stop Mode DormantMode

(32kHz)

Operation voltage: 1.1VDynamic Frequency Scaler

Operation voltage: 0.9VDynamic Frequency Scaler

Operation voltage: 3.3VRTC activeOperation voltage: 0.9V

Clock Gating andCPU enters WFI(Wait for Interrupts)

Page 19: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

19Confidential

Summary: Why Faraday?

• Diversified successful stories• Comprehensive IP portfolio• IoT SoC development platforms

– RISC-V based– Logic and system verification– Enable software evaluation

• FPGA-to-ASIC conversion service• Low power high performance design

Page 20: Faraday RISC-V Based ASIC Solution for Edge AI and IoT SoCs · – Integrate multiple chips into an ASIC • MCU + FPGA + USB PHY + PCIe – Smaller form factor and Ultra low power

20Confidential

• Confidential informationThe material is being disclosed to you pursuant to a non-disclosure agreement between you or your employer and Faraday.Information disclosed in this presentation may be used only as permitted under such an agreement.

• Legal noticeThe information contained in this presentation is intended to provide a general guide as to which product is suited for a givenrequirement and shows suggested product applications. Specified functions and properties for products are only valid whenhandling instructions and other stated conditions and recommendations have been considered and followed. All descriptions,illustrations and dimensions in the information represent general particulars and do not form part of any contract. All information isprovided “as is”, with no guarantee of completeness, accuracy, timeliness or of the results obtained from the use of the information,and without warranty of any kind, express or implied, including but not limited to warranties of performance. All information issubject to change without prior notice. Faraday assumes no responsibility whatsoever for any errors or inaccuracies about theinformation.


Faraday effcet

Faraday effcet

KaiSemi - FPGA to ASIC, ASIC to ASIC, DSP to ASIC CONVERSIONs

KaiSemi - FPGA to ASIC, ASIC to ASIC, DSP to ASIC CONVERSIONs

Multiprotocol Wireless Gecko SoCs

Multiprotocol Wireless Gecko SoCs

Faraday Cage

Faraday Cage

FARADAY OZONE

FARADAY OZONE

DIY Faraday Challenge Day · Michael Faraday F5. Faraday Challenge Days Ten Faradays Faraday Reserve Note Michael Faraday F10. Faraday Challenge Days Twenty Faradays Faraday Reserve

DIY Faraday Challenge Day · Michael Faraday F5. Faraday Challenge Days Ten Faradays Faraday Reserve Note Michael Faraday F10. Faraday Challenge Days Twenty Faradays Faraday Reserve

Dit socs development booklet

Dit socs development booklet

Ellis Faraday

Ellis Faraday

Faraday Cups

Faraday Cups

Stowe Lions (Socs)

Stowe Lions (Socs)

SOCS User Group Meetings

SOCS User Group Meetings

Custom SoC(ASIC) - Socionext Europe · Custom SoC Solution As for System on Chip (SoC) with CPU core, nowadays, various and highly functional SoCs development are demanded for a wide

Custom SoC(ASIC) - Socionext Europe · Custom SoC Solution As for System on Chip (SoC) with CPU core, nowadays, various and highly functional SoCs development are demanded for a wide

Faraday Law

Faraday Law

Faraday Law (of Induction), (Maxwell-)Faraday Law & Lenz Lawmtshasta.phys.washington.edu/Phys122Au2016/LecturePDFs/... · 2015-02-27 · Faraday Law (of Induction) • ... • Lenz’s

Faraday Law (of Induction), (Maxwell-)Faraday Law & Lenz Lawmtshasta.phys.washington.edu/Phys122Au2016/LecturePDFs/... · 2015-02-27 · Faraday Law (of Induction) • ... • Lenz’s

Faraday Guide10

Faraday Guide10

Published by ASIC ASIC Gazette - ASIC Home | ASIC

Published by ASIC ASIC Gazette - ASIC Home | ASIC

ASIC Gazette - ASIC Home | ASIC

ASIC Gazette - ASIC Home | ASIC

Faraday Rotation

Faraday Rotation

“Boards of SOCs” - CIPC

“Boards of SOCs” - CIPC

Faraday Induction

Faraday Induction