Embedded Standard Product

download Embedded Standard Product

of 7

description

ABC

Transcript of Embedded Standard Product

  • iEMBEDDED STANDARD PRODUCTA GENERATION AHEAD !

    QuickLogic Corporation1277 Orleans Dr.

    Sunnyvale, CA 94089-1138

    General Information:Applications Hotline

    FAX:EMAIL:

    WEB SITE:

    (408) 990-4000(408) 990-4100(408) [email protected]://www.quicklogic.com

    The Vialink Antifuse in 0.35m CMOS

  • ii

    Copyright 1995, 1996, 1997 QuickLogic CorporationpASIC, ViaLink, QuickLogic, and QuickWorks are registered trademarks and SpDE,WildCat, QuickChipTM, QuickMapTM, QuickToolsTM, and DeskFabTM are trademarks ofQuickLogic Corporation.QuickLogic Corporation acknowledges the trademarks of other organizations for theirrespective products or services mentioned, including:PAL and Palasm are registered trademarks of VantisVerilog is a registered trademark and Concept is a trademark of Cadence DesignSystems, Inc.Data I/O is a registered trademark of Data I/OSynario, ABEL, and SCS are registered trademarks of SynarioPower PC is a trademark of IBM CorporationPentium is a trademark of Intel CorporationVeribest is a trademark of Intergraph CorporationSmartModel is a registered trademark of Logic Modeling CorporationAutologic is a trademark of Mentor Graphics CorporationMSDOS, Microsoft and Windows are registered trademarks of Microsoft CorporationMotif is a registered trademark of Open Software FoundationTurbo Writer is a trademark of Saros Technology Ltd.SilosIII is a registered trademark of Simucad, Inc.Sun Workstation is a trademark of Sun MicrosystemsSynopsys is a registered trademark and Design Compiler and DesignWare are trademarksof Synopsys, Inc.Synplicity, Synplify, and Synplify-Lite are trademarks of Synplicity, Inc.ViewLogic, Workview, ViewDraw, and ViewSim are registered trademarks ofViewLogic Systems, Inc.All other brands or trademarks are the property of their respective holders and should betreated as such.Life Support PolicyQuickLogics products are not authorized for use as critical components in life supportdevices or systems unless a specific written agreement pertaining to such intended use isexecuted between the manufacturer and the President of QuickLogic.1. Life support devices or systems are devices which (a) are intended for surgical implant

    into the body or (b) support or sustain life and whose failure to perform, when properlyused in accordance with instructions for use provided in the labeling, can be reasonablyexpected to result in a significant injury to the user.

    2. A critical component is any component of a life support device or system whose failureto perform can be reasonably expected to cause the failure of the life support device orsystem, or affect its safety or effectiveness.

    QuickLogic does not assume any liability resulting from the application or use of anyproduct described within. No circuit patent licenses are implied. QuickLogic Corporationreserves the right to make changes without notice to any product herein to improvereliability, function, or design.Products mentioned in this databook are covered by one or more of the following US patents:5,661,412 ; 5,654,649 ; 5,600,262 ; 5,594,364 ; 5,587,669 ; 5,557,136 ; 5,552,720 ;5,544,070 ; 5,526,276 ; 5,502,315 ; 5,495,181 ; 5,477,167 ; 5,471,154 ; 5,469,109 ;5,469,077 ; 5,448,184 ; 5,430,390 ; 5,424,655 ; 5,416,367 ; 5,397,939 ; 5,396,127 ;5,362,676 ; 5,327,024 ; 5,319,238 ; 5,302,546 ; 5,293,133 ; 5,280,202 ; 5,243,226 ;5,220,213 ; 5,196,724 ; 5,122,685Additional patents pending .

    QuickLogic Corporation1277 Orleans Dr.Sunnyvale, CA 94089-1138Tel: 408-990-4000Fax: 408-990-4040

  • iii

    Welcome to the 1999 edition of the QuickLogic Data Book.

    New in this edition are:

    1. The introduction of the new Embedded Standard Devices (ESP)QuickPCI, QuickRAM families

    2. Complete family of pASIC 3 family of high speed, high density FPGAs.3. Updated Development Tools section, including the new QuickWorks-Lite

    system.4. New application notes:

    Programmable Built in Self Test (BIST) for System Memory PCI to ATM Interface PCI to Gigabit Tx/Rx Chipset Controller Re-configurable High Speed Arithmetic Functions in Non-Volatile FPGA High Speed Audio Application Enabled by PCI Asynchronous FIFO PCI Arbiter FIR Filter Implementation Implementing 155 Mbps ATM in High-Speed, High Density FPGAs with On-Chip RAM

    QuickLogics technology, architecture and design tools are leading therevolution in the FPGA industry by solving the problems of traditional FPGAs.

    For additional information, contact your local sales representative ordistributor listing in Chapter 11, fax QuickLogic at (408) 990-4040, call us at1-800-842-FPGA (3742), or email us at [email protected] for moreinformation on QuickLogic products.

    Access our website at www.quicklogic.com. It is updated frequently with ourlatest information.

    Thank you for your interest in QuickLogic and its products.

  • TABLE OF CONTENTS

    iv

    1. General InformationQuick Reference Product GuideOrdering InformationFamily Overview

    2. QuickPCI Data SheetsQuickPCI Family Data SheetQL5030 33/32 Target Only ESPQL5130 33/32 Target Only ESPQL5032 33/32 Master Target ESPQL5232 33/32 Master Target ESPQL5064 66/64 Master Target ESPUsers Guide, QuickPCI 33/32Users Guide, QuickPCI 66/64Development Kit, QL5030 - available Q3/99Development Kit, QL5032Development Kit, QL5064 - available Q3/99

    3. QuickRAM Data Sheets

    QuickRAM Family Data SheetQL4009 9,000 gate QuickRAM ESPQL4016 16,000 gate QuickRAM ESPQL4036 36,000 gate QuickRAM ESPQL4058 56,000 gate QuickRAM ESPQL4090 90,000 gate QuickRAM ESP

    4. pASIC 3 FPGA Data SheetspASIC 3 Family Data SheetQL3004 / QL3100R 100,000 gate FPGAQL3012 / QL3012R 8,000 to 12,000 gate FPGAQL3025 / QL3025R 16,000 to 25,000 gate FPGAQL3040 / QL3040R 24,000 to 40,000 gate FPGAQL3060 / QL3060R 38,000 to 60,000 gate FPGA

    5. pASIC 2 FPGA Data SheetspASIC 2 Family Data SheetQL2003 3,000 to 5,000 gate FPGAQL2005 5,000 to 8,000 gate FPGAQL2007 7,000 to 11,000 gate FPGAQL2009 9,000 to 16,000 gate FPGAI/O Buffer Information Icc Versus Frequency Graph

  • TABLE OF CONTENTS

    v

    6. pASIC 1 FPGA Data SheetspASIC 1 Family Data SheetQL812B 1,000 to 2,000 gate FPGAQL1216B 2,000 to 4,000 gate FPGAQL1624B 4,000 to 7,000 gate FPGAQL2432B 8,000 to 14,000 gate FPGATiming WaveformsI/O Buffer Information

    7. Military ProductsMilitary Products Data Sheet

    8. CAE Design ToolsQuickLogic Development Solutions: The Bridge to Connect Your Design Entry Solutions8-1QuickWorks Toolkit: Complete Design Entry and Simulation SolutionCheck Out Your Design in Our FPGA: Free, Complete FPGA Evaluation KitQuickWorks - Lite: Free Development Solution for Third Party EDA ToolsQuickTools for Workstations: Development Solution for Third Party EDA ToolsThird Party Support OverviewSynopsys Interface KitViewLogic Interface KitMentor Graphics Interface KitCadence Interface KitVeribest Interface KitDeskFab Programming Kit and Adapters

  • TABLE OF CONTENTS

    vi

    9. Application Notes

    For the latest application notes: http://www.quicklogic.com/support/anqn/

    Newer Application Notes

    QAN 30: Built in Self Test (BIST) for System MemoryQAN 29: PCI to ATM InterfaceQAN 28: PCI to Gigabit Tx/Rx Chipset ControllerQAN 27: Re-configurable High Speed Arithmetic Functions in a Non-Volatile FPGAQAN 26: High Speed Audio Application Enabled by PCIQAN 25: Asynchronous FIFOQAN 24: PCI ArbiterQAN 23: FIR Filter ImplementationQAN 22: Implementing 155 Mbps ATM in High-Speed, High Density

    FPGAs with On-Chip RAMQAN 21: High Performance Multipliers in QuickLogic FPGAs

    Older Application Notes

    QAN 4 Fast AccumulatorsQAN 5 DRAM Controller for the TI TMS32C30QAN 6 Page Mode DRAM Controller for 486DXQAN 7 FPGA Cache Controller for the 486DXQAN 10 Peripheral Component Interconnect (PCI) Using the QL2003 FPGAQAN 11 Power PC 601 CPU Interface to VESA BusQAN 15 PCI Master / Target Application NoteQAN 16 Implementing a Crystal Oscillator with pASICQAN 17 Writing Verilog State MachinesQAN 19 Modulating Direct Digital Synthesizer in a QuickLogic FPGAQAN 20 Digital UART Design in HDL

  • TABLE OF CONTENTS

    vii

    10. Quality, Reliability, and Packaging InformationQuality ProgramReliability ReportMetastability Report for FPGAsThermal ManagementPower vs Operation FrequencyRecommended Guidelines for Solder ReflowPackaging SpecificationsPackage Pin Cross Reference

    11. Article Reprints and Product PresentationQuickLogic and 3Com:

    FPGA Flexibility Enables Concurrent Board Design and LayoutQuickLogic and Silicon Graphics:

    FPGAs in High Performance Video ApplicationsQuickLogic and Eastman Kodak:

    FPGAs for DSP Functions in Image ProcessingQuickLogic and Texas Instruments:

    FPGAs for Controlling Digital Light ProcessingPresentation Slides

    12. Sales Representatives and DistributorsSales Representatives/Distributors

    Front PageCopyrightWhat's NewTable of ContentsGeneral InfoQuickPCIQuickRAMpASIC3pASIC2pASIC1MilitaryCAE ToolsApp NotesQual, Rel, PkgArticlesSales