ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address...
-
Upload
bethany-martin -
Category
Documents
-
view
217 -
download
4
Transcript of ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address...
![Page 1: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/1.jpg)
ELE22MIC Lecture 10• MULTIPLEXOR - DATA SELECTOR
• DEMULTIPLEXOR - DATA DISTRIBUTOR
• External Address Bus Latching
• Address Strobe timing Diagram
• Address Decoding using a 74LS138
![Page 2: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/2.jpg)
Multiplexor - Data Selector
• Multiplex (MUX) many inputs to one output
• Switch selects the one signal source from many input signals.
• Like Stereo HiFi source selection switch
![Page 3: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/3.jpg)
Two Input Multiplexor
Output = (Input0 & Select#)
| (Input1 & Select)
Two Input MuxTruth Table
OutputSelectInput 00Input 11
![Page 4: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/4.jpg)
Four Input Multiplexor4 Input MultiplexorTruth TableSelect Line:
Output01Input 000Input 110Input 201Input 311
![Page 5: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/5.jpg)
Eight Input Multiplexor
Eight Input MultiplexorTruth Table
OutputSelect Line:012
Input 0000Input 1100Input 2010Input 3110Input 4001Input 5101Input 6011Input 7111
![Page 6: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/6.jpg)
74F151 8-Input MUX
![Page 7: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/7.jpg)
74F151 8-Input MUX
Pin Names and Loading / Fanout
![Page 8: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/8.jpg)
Mux vs DeMux
![Page 9: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/9.jpg)
Parallel I/O
![Page 10: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/10.jpg)
External Address Latch• The Address Bus and Data Bus are multiplexed,
and output to the 68HC11’s Port C pins. So that we can utilise external RAM, ROM & Peripherals (in expanded mode MODA/B)
• The M.A.R. is presented on A0..A7/D0..D7 pins• The AS pin goes high to load the low 8 bits of the
address into the external address latch. • An external address latch extends the internal
memory address to create a system’s external address bus.
![Page 11: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/11.jpg)
External Address Latch
![Page 12: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/12.jpg)
Address Strobe Timing Diagram
![Page 13: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/13.jpg)
Applications of a de-multiplexor
• The Memory Chip Select device used on the original IBM PC is a 74LS138 de-multiplexor.
• The 74LS138 is used to activate 1 of 8 lines based on the conditions of the three binary select inputs A, B & C, and the three enable inputs.
• The 74LS138 Outputs are “Active Low”.
![Page 14: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/14.jpg)
74LS138 8-Output DEMUXDe-Multiplex one input to many outputs -Reverse operation of a multiplexor74LS138 Truth Table
![Page 15: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/15.jpg)
DeMultiplexor• The 74LS138 can be
implemented by the logic shown.
• The 54LS138 is identical in function, but can operate over the “Mil-spec” -55°C to 125°C Temperature Range.
• The 74LS138 can operate over the Commercial 0°C - 70°C Temperature Range.
![Page 16: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/16.jpg)
Memory Select
![Page 17: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/17.jpg)
Address Decoding & Chip Select
• A15 -> G1#, E -> G, A14 -> A2, A13 -> A1
• R/W# -> A0
• Chip is enabled when A15 = 0 & E is High
• Y2 = (A14#) & (A13) & Write (R/W#=0) & E
• Y3 = (A14#) & (A13) & Read (R/W#=1) & E
• Y4 = (A14) & (A13#) & Write (R/W#=0) & E
• Y5 = (A14) & (A13#) & Read (R/W#=1) & E
![Page 18: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/18.jpg)
Write Data Timing Diagram
![Page 19: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/19.jpg)
68HC11 Flash Technology (1)
![Page 20: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/20.jpg)
68HC11 Flash Technology (2)
Erasure of Cells is performed by providing a tunnelling voltage to the control gate which causes the charge on the floating gate to be removed. When read, each cell returns a logical ‘1’ value.
![Page 21: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/21.jpg)
68HC11 Flash Technology (3)
Programming of Cells is performed by providing a tunnelling voltage to the control gate which causes the charge to be placed on the floating gate. The write process writes the ‘0’s into each cell.
![Page 22: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/22.jpg)
68HC11 I/O & Control Bits (2)
![Page 23: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/23.jpg)
![Page 24: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/24.jpg)
![Page 25: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/25.jpg)
Logic Family - Propagation Delay (H-L)
![Page 26: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/26.jpg)
Logic Family - Propagation Delay (L-H)
![Page 27: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/27.jpg)
Logic Family - Propagation Delay (3)
![Page 28: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/28.jpg)
Bus Design RulesBus lines have very low line impedances (20 .. 40 Ohms).
• Bus lines have to be terminated to prevent line reflections (signal distortion, circuit malfunctions due to undershoots).
• Take care of propagation times (25 ns/m). Settling time of signals on TTL-type buses is 2 x tp (no incident wave switching).
• Take care of control lines (clock, read, write, etc.).
• Provide shielding between control lines and data / address lines.
![Page 29: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/29.jpg)
Bus Design Rules• A multiplexed data and address bus reduces design problems (50% less signal lines and 50% less line drivers).
• Driver output current is 100 mA/line. Provide adequate and low inductance GND return path (simultaneous switching)!
• Rule of thumb: 25% of all backplane connector pins have to be GND lines!
• Use multilayer boards with separate GND and Vcc plane for backplanes.
![Page 30: ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR External Address Bus Latching Address Strobe timing Diagram Address Decoding.](https://reader035.fdocuments.in/reader035/viewer/2022070403/56649f2a5503460f94c44104/html5/thumbnails/30.jpg)
Acknowledgements• I used Altium Protel 98 and Protel DXP to
create these schematic diagrams
• Logic Timing Diagrams are from Texas Instruments (TI) Logic Selection Guide - Digital Design Seminar
• National Semiconductor data sheets 74LS138.
• Motorola 11rm.pdf Reference Manual