Digital Filter Design/Digital Filter Design Lite - Invalid Request
ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA...
Transcript of ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA...
![Page 1: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/1.jpg)
ELCT501 Digital System Design
Winter 2012
Tutorial #8FPGA Complete Design Flow Example
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
![Page 2: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/2.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
Design a 4-bit Up-Counter with Enable
EReset
clk
Count4
Up-Counter
Design Flow Steps:1. Write VHDL code for the counter.2. Test the counter using behavioral simulation.3. Synthesize the design.4. Assign inputs and outputs locations on the FPGA5. Implement the design.
![Page 3: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/3.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
1. Write the VHDL Code for the Up-Counter
EReset
clk
Count4
Up-Counter
![Page 4: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/4.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
1. Write the VHDL Code for the Up-Counter
EReset
clk
Count4
Up-Counter
![Page 5: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/5.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
1. Write the VHDL Code for the Up-Counter
EReset
clk
Count4
Up-Counter
![Page 6: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/6.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
2. Write Test Bench for the up-Counter
EReset
clk
Count4
Up-Counter
![Page 7: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/7.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
2. Test The Design using Behavioral Simulation
When the Enable E=‘0’ the counter is disabledand the count is kept
constant till E=‘1’ again
![Page 8: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/8.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
3. Synthesize the Design
![Page 9: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/9.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
4. Assign inputs and Outputs Locations on Board
![Page 10: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/10.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
4. Assign inputs and Outputs Locations on Board
![Page 11: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/11.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
4. Assign inputs and Outputs Locations on Board
Enter locations of each input and output on
the FPGA Board
![Page 12: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/12.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
4. Assign inputs and Outputs Locations on Board
Enter locations of each input and output on the
FPGA Board
![Page 13: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/13.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
5. Configure The FPGA Board
![Page 14: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/14.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
5. Configure The FPGA Board
![Page 15: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/15.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
5. Configure The FPGA Board
![Page 16: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/16.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
5. Configure The FPGA Board
![Page 17: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/17.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
5. Configure The FPGA Board
![Page 18: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/18.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
5. Configure The FPGA Board
![Page 19: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/19.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
5. Configure The FPGA Board
![Page 20: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/20.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
5. Configure The FPGA Board
![Page 21: ELCT501 Digital System Design Winter 2012 Tutorial #8 FPGA ...eee.guc.edu.eg/Courses/Electronics/ELCT501 Digital System Design... · ELCT501 Digital System Design Winter 2012 Tutorial](https://reader030.fdocuments.in/reader030/viewer/2022040905/5e79a294c9c53d146c488edc/html5/thumbnails/21.jpg)
Dr M. Abd El Ghany
Eng. Salma Hesham
Faculty of IETELCT501 Tutorial #7 winter 2012
5. Configure The FPGA Board