ECE290_Chap_00
of 9
Transcript of ECE290_Chap_00
-
8/12/2019 ECE290_Chap_00
1/9
Course
ompu er ngHOANG Trang
. . ,[email protected]
TA: Bui Minh Thanh.
Hoang Trang. [email protected]
203 B3
-
8/12/2019 ECE290_Chap_00
2/9
. . ,
computer design fundamentals.
- -
Pearson Prentice Hall, Pearson Education Inc>600 pages
Hoang Trang. [email protected]
-
8/12/2019 ECE290_Chap_00
3/9
Course Goals
logic networks. To understand the principles of computer
.
To develop the skil ls required to solve engineering
problems. To develop critical thinking skil ls to analyze ethical
dilemmas.
.
To be able to design the hardware of a computer.
Hoang Trang. [email protected]
-
8/12/2019 ECE290_Chap_00
4/9
Major Topics
Representation of information, two's complementarithmetic.
,
forms, Karnaugh maps, combinational networkanalysis and design, MSI modules.
, , ,sequential network analysis and synthesis, register,
counter, memory organization. - ,arithmetic-logic unit, fetch-execute microsequences,loop, subroutine, interrupt, microprogrammed controlunit.
Computer ethics.
Hoang Trang. [email protected]
-
8/12/2019 ECE290_Chap_00
5/9
Specific Instructional Objectives? (1/4)
> < obtained !!!???
1. Representation of information Convert between decimal, binary, octal, and hexadecimal
represen a ons o n egers
Determine the number of errors that a code can detect or correct
Understand two's complement representation of integers anddetermine whether overflow occurs in arithmetic operations
Distinguish between a variety of decimal and alphanumeric
codes
Hoang Trang. [email protected]
-
8/12/2019 ECE290_Chap_00
6/9
-
8/12/2019 ECE290_Chap_00
7/9
Specific Instructional Objectives? (3/4)
3. Design and analysis of sequential networks
, - ,
edge-triggered flip-flops; shift registers; and counters Plot and interpret timing diagrams
Determine the functionalit of se uential circuits from statediagrams and timing diagrams
Translate sequential circuit specifications into state diagrams
Design sequential circuit components (latches, flip-flops,,
Synthesize general sequential circuits
Understand tradeoffs in register and counter design
Hoang Trang. [email protected]
-
8/12/2019 ECE290_Chap_00
8/9
Specific Instructional Objectives? (4/4)
4. Com uter or anization Understand the operation of tri-state buffers and their uses in
multiplexing outputs and enabling bi-directional signaling
Understand the operation of random access memories
yn es ze a arge memory rom sma er memor es an eco ers
Design datapath components, including register files, buses,and functional units
Design a microprogrammed control unit
Understand tradeoffs between hardwired and microprogrammedcontrol
Understand instruction formats and addressing modes
Understand the operation of stack instructions, control flow, andinterrupts
transfer language
Translate register transfer language statements into microcode
Anal ze the effects of individual instructions and machine-level
Hoang Trang. [email protected]
programs
Write short machine-level programs!!!
-
8/12/2019 ECE290_Chap_00
9/9
Evaluation?
. ,2. Homework: 20%
3. Project: 10%
4. Midterm exam: 20%5. Final term: 40%
Hoang Trang. [email protected]
