ECAD Questionaire

download ECAD Questionaire

of 3

Transcript of ECAD Questionaire

  • 7/29/2019 ECAD Questionaire

    1/3

    1. The cascade connection arrangement is designed to provide high input impedance with low voltage

    gain to ensure that the Miller capacitance is at a minimum with the CB stage so that the amplifier

    provides good operation in the _____ frequency range.

    a. High b. Low c. Mid range d. entire frequency range

    2. The cascade connection of a common emitter amplifier followed by a common base stage provides.

    a. High input impedance b. Low voltage gain c. Good high frequency performance

    d. All of the above

    3. The typical range of for a Darlington amplifier is in the range of:

    a. A very small value in the range of 4 to 40

    b. A moderate value in the range of 40 to 400

    c. A slightly higher value in the range of 400 to 4000

    d. A much higher value in the range of 4000 to 40,000

    4. Replacing a standard transistor with a Darlington pair in an emitter follower will cause the value of the

    voltage gain of the circuit to:

    a. Decrease b. Increase c. Remain the same d. Be exactly equal to 1

    5. The feedback pair and the Darlington pair are very similar to each other. One difference between

    them is :

    a. The feedback pair uses one NPN and one PNP transistor

    b. The Darlington pair uses one NPN and one PNP transistor

    c. There are no differences between them

    d. There are no similarity between them

    6. When Vgs voltage of a JFET is held constant then the JFET is operating as a :

    a. Voltage controlled resistor

    b. Voltage controlled voltage sourcec. Constant current source

    d. Constant voltage source

    7. A cascadeconnection of a CE stage and CB stage provides:

    a. High input impedance

    b. Low voltage gain

    c. Minimum input Miller capacitance

    d. Good high frequency performance

    e. All of the above

    8. Replacing a standard transistor with a Darlington pair in an emitter follower will cause the value of the

    input impedance for the circuit to:

    a. Increase b. Decrease c. Remain the same d. Equal to the value of beta

    9. A feedback pair is formed by the connecting:

    a. Two PNP transistor collector-emitter, emitter-base

    b. A NPN and a PNP transistor, collector-base, collector-emitter

    c. Two NPN transistor, collector-base, collector-emitter

    d. A PNP and a NPN, emitter-base, emitter-base

  • 7/29/2019 ECAD Questionaire

    2/3

    10. The feedback pair is similar to the Darlington circuit but it is:

    a. Simpler to understand b. More complex c. More used d. None of the above

    11. CMOS circuits have operating characteristics such that when:

    a. Vi = 0V, the nMOS in on, the pMOS is off

    b. Vi= 0V, the nMOS if off, the pMOS is onc. Vi= + 5V, the nMOS in on, the pMOS is off

    d. None of the above

    12. Constant current sources can be built using:

    a. FET devices b. BJT devices c. FET and BJT devices in combination

    d. all of the above

    13. If a FET Vgs is set to zero a simple current source is provided and fixed at ID= _______

    a.10mA b. 20mA c. IDSS d. None of the above

    14. For the differential amplifier circuit if an input signal is applied to one of the inputs and the other

    connected to ground such operation is referred to as:a. Single-ended b. Double-ended c. Common-mode

    d. None of the above

    15. For the differential amplifier circuit if two opposite polarity input signals are applied, the operation is

    referred to as:

    a. Single-ended b. Double-ended c. Common-mode

    d. None of the above

    16. For the differential amplifier circuit if the same input signals are applied to the both inputs the

    operation is called:

    a. Single-ended b. Double-ended c. Common-moded. None of the above

    17. CMOS differential amplifiers are used when ______ is desired.

    a. The highest gain

    b. Low power dissipation

    c. Lower input impedance

    d. All of the above

    18. When BJT and JFET are used together in differential amplifiers they are called:

    a. BiFET circuits b. BiCMOS circuits c. CMOS d. None of the above

    19. The input impedance of the overall cascade amplifier is _____ as the input impedance of the first

    amplifier in the chain.

    20. The output impedance of the overall cascade amplifier is _____ as the output impedance of the last

    amplifier in the chain.

  • 7/29/2019 ECAD Questionaire

    3/3

    Answer Key:

    1. A

    2. D

    3. D

    4. A

    5. A

    6. C

    7. E

    8. A

    9. B

    10. B

    11. C

    12. D

    13. C

    14. A

    15. B

    16. C

    17. B18. A

    19. The same

    20. The same