Dummy when 'USE EZ4' Dummy when 'NO EZ4' Bolsena...

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title

Size Document Number Rev

Date: Sheet of

Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.

Bolsena -1BLOCK DIAGRAM

A3

1 58Tuesday, April 12, 2005

Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


VRAM x453,54(M26/M24 diff.)

DVI-DTMDS

Bolsena Block Diagram

ISA ROM

SVIDEO/COMP

RGB CRT

LVDS

CRT

TVOUT

LCD

ATA 133

M26/M24

LPC Bus / 33MHz

6-CHAC97 2.2

LPC I/F

HyperTransport6.4GB/S 16b/8b

35W/25WAMD CPU

DDR x2

200-PIN DDR SODIMM

KBCKB3910

Touch Pad

Int. KB

ATISB400

ACPI 2.0PCI

6xUSB 2.0

ATI

AGTL+ CPU I/F + UMA

CLK GEN

PCI-Expressx2

802.11a/b/gMini-PCI PCI Bus / 33MHz

RS480M

34

35 35

31

18,19,20,21,22

11,12,13,14

4,5,6,7

3

50,51,52

17

16

16

ATIPCI Express x16

DDR 333/400

8,9,10

TSP2220A

1* Slot Cardbus1* 1394CardReader

28

PCMCIA I/FPCI 7411

TI

28

PCMCIASLOT

1394 4pin Conn

SupportTypeII

PWR SW

26,27

28

IDT CV137

PID

E

DVD/CD-RW

25

SID

E

HDD25

AC97

MDC Card OP AMPG1421 3324

MODEM

Line InMIC In

33

Line Out33

NS SIOPC87392

37

10/100Mb

USB x 424

RJ11CONN

CODEC

32ALC655

Int. SPKR33

PCI LAN RealtekRTL8110SBL 1000/100/10RTL8100C100/10

TXFM30

RJ4530

1000Mb

TXFM30

30

37FIR

Thermal& Fan G792 23

15

29

36

XBUS

91.4C501.001 (04243)

MS/xDSM/MMC/SD

5 in 1 28

SATA25

RJ45-11 LINEOUT

Port Replicator 4 (124 PIN)

PRINTERACIN CRT

PS2 LINE INSEARIALPORT MIC

TVOUT

DVI PCIeX2 SMBUS

BlueToothminiUSB

24

(EZ4 only )

Dummy when use 'UMA'

Dummy when use 'DIS'

Dummy when 'USE EZ4'

Dummy when 'NO EZ4'

Dummy when use '10/100'

Dummy when use 'GIGA'

Dummy when use 'SATA'

Dummy when use 'IDE'

CH7301C15

LEDs 17

BUTTONs 35RTC BAT. 18

See 'TEXT' in 0MEMO or 1MEMO property in component

Power Block Diag -> Page 40

Dummy when use ''M26'

Dummy when use ''M24'

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title


Date: Sheet of


Bolsena -1

CHANGE HISTORY

A3

2 58Thursday, March 31, 2005

Title


Date: Sheet of


Bolsena -1

CHANGE HISTORY

A3


Title


Date: Sheet of


Bolsena -1

CHANGE HISTORY

A3


Ref. function schematic BOM-------------------------U81 cpu socket 62.10055.091 (DON'T CHANGE) (3mm high)U80 north bridge 71.RS48M.00U 71.RS48M.B0U (ver A22)U43 south bridge 71.SB400.B0U 71.SB400.D0U (ver A32)U32 clock gen. 71.00137.A0W 71.00137.B0W---U70 VGA M24 71.0M26P.00U 71.00M24.C0UU64 VRAM FOR M24 72.55732.B0U 72.52832.E05U65 VRAM FOR M24 72.55732.B0U 72.52832.E05U69 VRAM FOR M24 72.55732.B0U 72.52832.E05U71 VRAM FOR M24 72.55732.B0U 72.52832.E05---U70 VGA M26 71.0M26P.00U (DON'T CHANGE)U64 VRAM FOR M26 72.55732.B0U (DON'T CHANGE)U65 VRAM FOR M26 72.55732.B0U (DON'T CHANGE)U69 VRAM FOR M26 72.55732.B0U (DON'T CHANGE)U71 VRAM FOR M26 72.55732.B0U (DON'T CHANGE)---U66 BIOS SOCKET 72.39040.G03 62.10002.032 (NO NEED WHEN PD)U66 BIOS IC 72.39040.G03 72.39040.H03 (DIP STAGE IN LAB, SMT IN PD)---LOUT1 AUDIO 22.10257.001 22.10147.031 (NO SPDIF)---U75 GIGA LAN 71.08110.00G 71.08110.A0GU75 10/100 LAN 71.08110.00G 71.08100.C0G---HDD1 20.80175.044 20.80592.044SATA1 20.F0614.022 20.F0665.022EZ4 20.80579.120 20.80591.120 (AFTER SB)

MiniPCI

IRQ

23 2

F

PCI Routing

LAN

0

H

REQ/GNTIDSEL

21

22 17411 E (CardBus)

22 17411 G (1394)

22 17411 E (FlashMedia)

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

XI_CLK

XO_CLKUSB_48MSMBC_CLKSMBD_CLK

CPUCLKJ_CYCPUCLK_CY

3D3VDD48_S0

IREF_CLKGEN

CLK_REF2

FS2

FS0

FS2FS1FS0

ATI_CLK0#ATI_CLK0

CLK_HTT66

SBLINK_CLK#

SBLINK_CLK

SBSRC_CLK#

SBSRC_CLK

NBSRC_CLK#

NBSRC_CLK

SRC_CLK0SRC_CLK0#

SRC_CLK3#SRC_CLK3

GFX_CLK#

GFX_CLK

ATI_CLK1#ATI_CLK1

FS1

SRC_CLK4#SRC_CLK4SRC_CLK5#SRC_CLK5

CLK_PCIE_DOCK1#

CLK_PCIE_DOCK1

CLK_PCIE_DOCK2#

CLK_PCIE_DOCK2

3D3V_S0

3D3V_S0 3D3V_CLK_VDD

3D3V_S03D3V_CLK_VDDA3D3V_CLK_VDD

3D3V_CLK_VDDA

3D3V_CLK_VDD

HTREF_CLK13CLK14_SIO37

CLK48_USB21

CLK14_NB13SB_OSC_CLK21

CLK14_AUDIO32

CLK48_CARDBUS26NBSRC_CLK# 13NBSRC_CLK 13

CPUCLK# 6CPUCLK 6

SBLINK_CLK# 13SBLINK_CLK 13

SBSRC_CLK# 18SBSRC_CLK 18

GFX_CLK# 49GFX_CLK 49

CLK_PCIE_DOCK1 57CLK_PCIE_DOCK1# 57

CLK_PCIE_DOCK2 57CLK_PCIE_DOCK2# 57

SMBD_SB_EZ457SMBC_SB_EZ457

SMBD_SB8,21SMBC_SB8,21

Title


Date: Sheet of


Bolsena -1CLKGEN_IDTCV137

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


Dummy when no EZ4

Dummy when use UMA

Dummy when use UMA

Dummy when no EZ4

for ICS

SB 0219

SC 0308

SC 0308

SC 0308

SC 0309SC 0309

Dummy when 'NO EZ4'

1 2R27433R2

R27433R2

12 3

4RN44

SRN33-2-U2

RN44

SRN33-2-U2

12 3

4

RN56

SRN33-2-U2

RN56

SRN33-2-U2

12

C399SC2D2U16V5ZYC399SC2D2U16V5ZY

1 2R264 22R2R264 22R2

12 3

4 RN45

SRN33-2-U2

RN45

SRN33-2-U2

1 2R27375R2F

R27375R2F

1 2R25149D9R2F

R25149D9R2F

1 2L120R0603-PAD

L120R0603-PAD

1 2R25049D9R2F

R25049D9R2F

12

R272475R2FR272475R2F

1 2R2812K2R2

DYR281

2K2R2

DY

1 2R263 22R2R263 22R2

1 2 C400SC33P50V2JN

C400SC33P50V2JN

12

C417SCD1U16VC417SCD1U16V

1 2R27733R2

R27733R2

12

R298100R2FR298100R2F

12


1 2

R299DUMMY-R2

R299DUMMY-R2

12


12

X2X-14D318MHZ-1-U1

X2X-14D318MHZ-1-U1

1 2L140R0603-PAD

L140R0603-PAD

1 2R260 33R2R260 33R2

1 2R29249D9R2F

R29249D9R2F

1 2R27933R2

R27933R2

123 4

RN120

SRN33-2-U2

RN120

SRN33-2-U2 12 3

4

RN55

SRN33-2-U2

RN55

SRN33-2-U2

12

C414SC10U10V5ZYC414SC10U10V5ZY

1 2R297 15R2JR297 15R2J

12


12

R278DUMMY-R3R278DUMMY-R3

12


1 2L130R0603-PAD

L130R0603-PAD

1 2R29449D9R2F

R29449D9R2F

12


12


1 2R25349D9R2F

R25349D9R2F

1 2

R258DUMMY-R2

R258DUMMY-R2

1 2R280

33R2R280

33R2

12 3

4RN47

SRN33-2-U2

RN47

SRN33-2-U2

1 2R296 15R2JR296 15R2J

1 2R261 33R2R261 33R2

1 2R25549D9R2F

R25549D9R2F

1 2R2752K2R2

DYR2752K2R2

DY

1 2R25449D9R2F

R25449D9R2F

12 3

4RN46

SRN33-2-U2

RN46

SRN33-2-U2

1 2R29549D9R2F

R29549D9R2F

XIN1XOUT2

VDD_483

USB_484

NC#66

SCL7SDA8

SEL24/24_48#9

CLKREQ0#10CLKREQ1#11

VDD_SRC14

RESET# 15

SRCT6 16SRCC6 17SRCT5 18SRCC5 19

VDD_SRC21SRCT4 22SRCC4 23SRCT3 24SRCC3 25

TURBO1 26

SRCT2 27SRCC2 28

VDD_SRC32

VDD_SRC35

IREF37

VDDA39

VDD_CPU43

CPUC0 44CPUT0 45

VSS_HTT 46HTT6647

VDD_HTT48

VSS_PCI 49PCI050

VDD_PC151

REF252

REF153REF054

VSS_REF 55

VDD_REF56

SRCC0 33SRCT0 34

CPUC1 40CPUT1 41

SRCC7 13SRCT7 12

VSS_SRC 20

SRCC1 29SRCT1 30

VSS_SRC 31

VSS_SRC 36

VSSA 38

VSS_CPU 42

VSS_48 5

U32

IDTCV137PAGCHANGE TO 71.00137.B0W

U32

IDTCV137PAGCHANGE TO 71.00137.B0W

1 2R25249D9R2F

R25249D9R2F

1 2R25649D9R2F

R25649D9R2F

12


12


12


1 2R24949D9R2F

R24949D9R2F

1 2 C422SC33P50V2JN

C422SC33P50V2JN

1 2R29349D9R2F

R29349D9R2F

1 2R2572K2R2

DYR2572K2R2

DY

1 2

R276DUMMY-R2

R276DUMMY-R2

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

NB0CADOUTJ7

NB0CADOUT9

NB0CADOUTJ1

NB0CADOUT2

NB0CADOUTJ4

NB0CADOUTJ5NB0CADOUT5

NB0CADOUT10NB0CADOUTJ11NB0CADOUT11

NB0CADOUT12NB0CADOUTJ13

NB0CADOUTJ0


NB0CADOUT3

NB0CADOUT4

NB0CADOUTJ6NB0CADOUT6

NB0CADOUT7


NB0CADOUTJ15

NB0CADOUT0

NB0CADOUTJ3

NB0CADOUTJ8NB0CADOUT8NB0CADOUTJ9

NB0CADOUTJ10

NB0CADOUTJ12

NB0CADOUT14

NB0CADOUT15

CPUHTTCTLIN1

NB0HTTCTLOUTJ

CPUHTTCTLINJ1NB0HTTCTLOUT

NB0HTTCLKOUT1

NB0HTTCLKOUT0NB0HTTCLKOUTJ1

NB0HTTCLKOUTJ0

CPUCADOUT1

CPUCADOUTJ12

CPUCADOUT8

CPUCADOUT7

CPUCADOUT4

CPUCADOUT0

CPUCADOUT14

CPUCADOUT13

CPUCADOUT11

CPUCADOUT3

CPUCADOUT12

CPUCADOUT9

CPUCADOUT6

CPUCADOUT5

CPUCADOUT2

CPUCADOUT10

CPUCADOUTJ15CPUCADOUT15

CPUCADOUTJ11

CPUCADOUTJ4

CPUCADOUTJ1

CPUCADOUTJ7

CPUCADOUTJ6

CPUCADOUTJ5

CPUCADOUTJ3

CPUCADOUTJ0

CPUCADOUTJ13

CPUCADOUTJ8

CPUCADOUTJ9

CPUCADOUTJ2

CPUCADOUTJ14

CPUHTTCLKOUTJ0CPUHTTCLKOUT0

CPUHTTCLKOUT1CPUHTTCLKOUTJ1

CPUHTTCTLOUT0CPUHTTCTLOUTJ0

CPUCADOUTJ10

1D2V_S0 1D2V_HT0B_S0

1D2V_HT0B_S0

CPUCADOUT[15..0] 11CPUCADOUTJ[15..0] 11

CPUHTTCLKOUT1 11CPUHTTCLKOUTJ1 11CPUHTTCLKOUT0 11CPUHTTCLKOUTJ0 11

CPUHTTCTLOUT0 11CPUHTTCTLOUTJ0 11

NB0CADOUT[15..0]11NB0CADOUTJ[15..0]11

NB0HTTCLKOUT111NB0HTTCLKOUTJ111NB0HTTCLKOUT011NB0HTTCLKOUTJ011

NB0HTTCTLOUT11NB0HTTCTLOUTJ11

Title


Date: Sheet of


Bolsena -1CPU(1/4)_HyperTransport I/F

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


LAYOUT: Place bypass cap on topside of board nearHTT power pins that are not connected directly todownstream HTT device, but connected internally toother HTT power pins.

HTT for CPU sideATransmit powerand NB sideA Receivepower

Used SideB Power Plane

HTT for CPU sideBReceive powerand NB sideATransmit power

Used SideA Power Plane

ME : 60.10055.091 (3MM HEIGHT)

SB 0127

12


1 2R176 49D9R2FR176 49D9R2F1 2R177 49D9R2FR177 49D9R2F

12

C245SCD22U16V3ZYC245SCD22U16V3ZY

VLDT0_AD29VLDT0_AD27VLDT0_AD25VLDT0_AC28VLDT0_AC26VLDT0_AB29VLDT0_AB27

L0_CADIN_H15T25L0_CADIN_L15R25L0_CADIN_H14U27L0_CADIN_L14U26L0_CADIN_H13V25L0_CADIN_L13U25L0_CADIN_H12W27L0_CADIN_L12W26L0_CADIN_H11AA27L0_CADIN_L11AA26L0_CADIN_H10AB25L0_CADIN_L10AA25L0_CADIN_H9AC27L0_CADIN_L9AC26L0_CADIN_H8AD25L0_CADIN_L8AC25L0_CADIN_H7T27L0_CADIN_L7T28L0_CADIN_H6V29L0_CADIN_L6U29L0_CADIN_H5V27L0_CADIN_L5V28L0_CADIN_H4Y29L0_CADIN_L4W29L0_CADIN_H3AB29L0_CADIN_L3AA29L0_CADIN_H2AB27L0_CADIN_L2AB28L0_CADIN_H1AD29L0_CADIN_L1AC29L0_CADIN_H0AD27L0_CADIN_L0AD28

L0_CLKIN_H1Y25L0_CLKIN_L1W25L0_CLKIN_H0Y27L0_CLKIN_L0Y28

L0_CTLIN_H1R27L0_CTLIN_L1R26L0_CTLIN_H0T29L0_CTLIN_L0R29

VLDT0_B AH29VLDT0_B AH27VLDT0_B AG28VLDT0_B AG26VLDT0_B AF29VLDT0_B AE28VLDT0_B AF25

L0_CADOUT_H15 N26L0_CADOUT_L15 N27L0_CADOUT_H14 L25L0_CADOUT_L14 M25L0_CADOUT_H13 L26L0_CADOUT_L13 L27L0_CADOUT_H12 J25L0_CADOUT_L12 K25L0_CADOUT_H11 G25L0_CADOUT_L11 H25L0_CADOUT_H10 G26L0_CADOUT_L10 G27L0_CADOUT_H9 E25L0_CADOUT_L9 F25L0_CADOUT_H8 E26L0_CADOUT_L8 E27L0_CADOUT_H7 N29L0_CADOUT_L7 P29L0_CADOUT_H6 M28L0_CADOUT_L6 M27L0_CADOUT_H5 L29L0_CADOUT_L5 M29L0_CADOUT_H4 K28L0_CADOUT_L4 K27L0_CADOUT_H3 H28L0_CADOUT_L3 H27L0_CADOUT_H2 G29L0_CADOUT_L2 H29L0_CADOUT_H1 F28L0_CADOUT_L1 F27L0_CADOUT_H0 E29L0_CADOUT_L0 F29

L0_CLKOUT_H1 J26L0_CLKOUT_L1 J27L0_CLKOUT_H0 J29L0_CLKOUT_L0 K29

L0_CTLOUT_H1 N25L0_CTLOUT_L1 P25L0_CTLOUT_H0 P28L0_CTLOUT_L0 P27

U81A

62.10055.091

U81A

62.10055.091

12


12


12


A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

M_DATA23

M_DATA1

M_DATA18

M_DATA34

M_DATA19

M_DATA32

M_DATA29

M_DATA6

M_ADM4

M_DATA21

M_DATA27

M_DATA3

M_DATA0

M_DATA30

M_DATA24

M_DATA7

M_DATA28

M_ADM1

M_DATA20

M_DATA26

M_DATA22

M_DATA17

M_DATA8

M_DATA2

M_DATA16

M_DATA13

M_DATA5

M_DATA12

M_DATA4

M_DATA15M_DATA14

M_DATA11

M_BA4M_BA3

M_BA1M_BA0

M_BA2

M_CS#6

M_CS#4

M_CS#7

M_CS#5

M_CLK#1

M_CLK#0

M_CLK5

M_CLK#7

M_CLK#6

M_CLK4

M_ADM3

M_CLK6

M_CLK#4

M_CLK#5

M_CLK1

M_CLK7

M_CLK0

M_DATA35

CB5

CB3

CB0

CB2

CB4

CB6

CB1

CB7

DDRVTT_SENSE

M_BBS#0

M_BRAS#

M_DATA31

M_BBS#1

M_BA12

M_BA7

M_BA9M_BA10M_BA11

M_BA5

M_BA8

RSVD_M_BA14

M_DATA25

M_DATA33

M_BA13

M_BA6

RSVD_M_BA15

M_AA9

RSVD_M_AA15

M_AA4

M_AA10M_AA11M_AA12

M_AA7

M_AA3

M_AA0

M_ADM7

M_DATA10M_DATA9

RSVD_M_AA14

M_AA2

M_AA6M_AA5

M_AA1

M_AA13

M_AA8

M_ABS#0M_ABS#1

M_AWE#

M_ARAS#M_ACAS#

MEMRESET#

M_DQS3

M_DQS6

M_DQS2

M_DQS4M_DQS5

M_DQS0

M_DQS7

M_DQS1

M_ADM2

MEMZNMEMZP

M_DATA51

M_DATA60

M_ADM6M_ADM5

M_ADM0

M_DATA36

M_DATA47

M_DATA49

M_DATA39

M_DATA52

M_DATA58

M_DATA44

M_DATA53

M_DATA37

M_DATA62M_DATA63

M_DATA40

M_DATA38

M_DATA50

M_DATA56

M_DATA45

M_DATA59

M_CKE#0

M_DATA41

M_DATA54

M_DATA42

M_DATA48

M_DATA43

M_DATA55

M_CKE#1

M_DATA46

M_DATA57

M_DATA61

MEMRESET#

RSVD_M_BA15

M_CS#4

M_CS#7

RSVD_M_AA14

M_CS#6

RSVD_M_AA15

M_CS#5

RSVD_M_BA14

M_DQS8M_ADM8

M_CS#0

M_CS#3M_CS#2M_CS#1

M_BCAS#M_BWE#

M_ADM8

M_DQS8

M_CLK1M_CLK0

M_CLK#1M_CLK#0

M_CLK#6

M_CLK4M_CLK#4

M_CLK#5M_CLK5

M_CLK7M_CLK#7

M_CLK6

VREF_DDR_MEM

2D5V_S3

2D5V_S3

2D5V_S3VREF_DDR_CLAW

1D25V_S3

2D5V_S3

VREF_DDR_CLAW

M_DATA[63..0]9

M_ADM[7..0]9

M_DQS[7..0]9

M_CLK4 8M_CLK#4 8

M_CKE#0 8,9M_CKE#1 8,9

M_CLK7 8M_CLK#7 8M_CLK6 8M_CLK#6 8M_CLK5 8M_CLK#5 8

M_ARAS# 8,9M_ACAS# 8,9M_AWE# 8,9

M_ABS#1 8,9M_ABS#0 8,9

M_CS#3 8,9

M_AA[13..0] 8,9

M_BRAS# 8,9M_BCAS# 8,9M_BWE# 8,9

M_BBS#1 8,9M_BBS#0 8,9

M_BA[13..0] 8,9

M_CS#2 8,9M_CS#1 8,9M_CS#0 8,9

Title


Date: Sheet of


Bolsena -1CPU(2/4)_DDR

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


NOTE: Remove to bypass op-amp

NOTE: Test with passive probes only.

VREF_DDR_MEMNOTE: Install to bypass op-amp

LAYOUT: Locate close to DIMMs.

VREF_DDR_CLAW

LAYOUT: Locate close to CPU.AMD suggested M_AA13connect to DIMM pin123

NOT SUPPORT ECC CHECKAMD suggested removePULL-HI resistor.

AMD suggested M_BA13connect to DIMM pin123

For REGISTED DIMM OnlyUNBUFFER DIMM NC

Place it near CPU

12

R198100R2FR198100R2F

1 2R199121R2F

R199121R2F

TP53 TPAD30TP53 TPAD30

12

R197100R2FR197100R2F

VTT_SENSEAE13

MEMVREF1AG12

MEMZND14MEMZPC14

MEMDATA63A16MEMDATA62B15MEMDATA61A12MEMDATA60B11MEMDATA59A17MEMDATA58A15MEMDATA57C13MEMDATA56A11MEMDATA55A10MEMDATA54B9MEMDATA53C7MEMDATA52A6MEMDATA51C11MEMDATA50A9MEMDATA49A5MEMDATA48B5MEMDATA47C5MEMDATA46A4MEMDATA45E2MEMDATA44E1MEMDATA43A3MEMDATA42B3MEMDATA41E3MEMDATA40F1MEMDATA39G2MEMDATA38G1MEMDATA37L3MEMDATA36L1MEMDATA35G3MEMDATA34J2MEMDATA33L2MEMDATA32M1MEMDATA31W1MEMDATA30W3MEMDATA29AC1MEMDATA28AC3MEMDATA27W2MEMDATA26Y1MEMDATA25AC2MEMDATA24AD1MEMDATA23AE1MEMDATA22AE3MEMDATA21AG3MEMDATA20AJ4MEMDATA19AE2MEMDATA18AF1MEMDATA17AH3MEMDATA16AJ3MEMDATA15AJ5MEMDATA14AJ6MEMDATA13AJ7MEMDATA12AH9MEMDATA11AG5MEMDATA10AH5MEMDATA9AJ9MEMDATA8AJ10MEMDATA7AH11MEMDATA6AJ11MEMDATA5AH15MEMDATA4AJ15MEMDATA3AG11MEMDATA2AJ12MEMDATA1AJ14MEMDATA0AJ16

MEMDQS17R1MEMDQS16A13MEMDQS15A7MEMDQS14C2MEMDQS13H1MEMDQS12AA1MEMDQS11AG1MEMDQS10AH7MEMDQS9AH13MEMDQS8T1MEMDQS7A14MEMDQS6A8MEMDQS5D1MEMDQS4J1MEMDQS3AB1MEMDQS2AJ2MEMDQS1AJ8MEMDQS0AJ13

VTT_A D17VTT_A A18VTT_A B17VTT_A C17VTT_B AF16VTT_B AG16VTT_B AH16VTT_B AJ17

MEMRESET_L AG10

MEMCKEA AE8MEMCKEB AE7

MEMCLK_H7 D10MEMCLK_L7 C10MEMCLK_H6 E12MEMCLK_L6 E11MEMCLK_H5 AF8MEMCLK_L5 AG8MEMCLK_H4 AF10MEMCLK_L4 AE10MEMCLK_H3 V3MEMCLK_L3 V4MEMCLK_H2 K5MEMCLK_L2 K4MEMCLK_H1 R5MEMCLK_L1 P5MEMCLK_H0 P3MEMCLK_L0 P4

MEMCS_L7 D8MEMCS_L6 C8MEMCS_L5 E8MEMCS_L4 E7MEMCS_L3 D6MEMCS_L2 E6MEMCS_L1 C4MEMCS_L0 E5

MEMRASA_L H5MEMCASA_L D4MEMWEA_L G5

MEMBANKA1 K3MEMBANKA0 H3

NC_E13 E13NC_C12 C12

MEMADDA13 E10MEMADDA12 AE6MEMADDA11 AF3MEMADDA10 M5MEMADDA9 AE5MEMADDA8 AB5MEMADDA7 AD3MEMADDA6 Y5MEMADDA5 AB4MEMADDA4 Y3MEMADDA3 V5MEMADDA2 T5MEMADDA1 T3MEMADDA0 N5

MEMRASB_L H4MEMCASB_L F5MEMWEB_L F4

MEMBANKB1 L5MEMBANKB0 J5

NC_E14 E14NC_D12 D12

MEMADDB13 E9MEMADDB12 AF6MEMADDB11 AF4MEMADDB10 M4MEMADDB9 AD5MEMADDB8 AC5MEMADDB7 AD4MEMADDB6 AA5MEMADDB5 AB3MEMADDB4 Y4MEMADDB3 W5MEMADDB2 U5MEMADDB1 T4MEMADDB0 M3

MEMCHECK7 N3MEMCHECK6 N1MEMCHECK5 U3MEMCHECK4 V1MEMCHECK3 N2MEMCHECK2 P1MEMCHECK1 U1MEMCHECK0 U2

U81BU81B


12

C311SCD1UC311SCD1U

12

C440SCD1UC440SCD1U


12

C439SC1000P50V2KXC439SC1000P50V2KX






12345

678

RN36

SRN10K-2

RN36

SRN10K-2

12


12

R291100R2FR291100R2F

TP47TPAD30 TP47TPAD30


12

R290100R2FR290100R2F



12


12

C309SCD1UC309SCD1U

12

C266SCD1UC266SCD1U

1 2R206 34D8R2FR206 34D8R2F





1 2R203

121R2FR203

121R2F

1 2R205 34D8R2FR205 34D8R2F

1 2R200121R2F

R200121R2F


12

C441SCD1UC441SCD1U



1 2R204121R2F

R204121R2F


A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

THERMTRIP#

NS3

COREFB#CORE_SENSE

VDDIOFBJVDDIOFB

L0_REF0

THERMTRIP#

VID4VID3

NC_AG18

NC_AG17NC_AJ18

NC_AH18

FBCLKOUT

VDDIOSENSE

L0_REF1

CLKIN

CLKIN#NC_AJ23NC_AH23

NC_AF24

NC_C15

NC_C18

NC_A19

NC_AF22

NC_AE23

NC_AF21

NC_AF23

FBCLKOUTJ

NC_C21

NC_B19

NC_D18NC_C19

NC_D20

NC_AF22NC_AF23

CLKIN#

VDDIOFBJNC_C15

CLKIN

NC_AE23

LDT_RST#

VDDIOFB

NC_AF21

NC_B19

NC_D18

NC_C19NC_D20NC_C21

NC_AF24NC_AE24VDDIOSENSE

COREFB

NC_AE24

VID1VID0

VID2

NC_AJ18NC_AG17

SB_CPUPWRGDLDT_RST#

2D5V_VDDA_VREF

CORE_SENSE

2D5V

_CP

UR

_S0

LDT_STP#

DBREQJDBRDY

TDITRST_L

TMSTCKDBRDY

TCK

TDO

TDI

TMS

TDOTRST_L

DBREQJ

2D5V_S3

2D5V_VDDA_S0

2D5V_S0

1D25V_S3

2D5V_S0

2D5V_S0

2D5V_S0

2D5V_S3

3D3V_S0

2D5V_S0

2D5V_CPUA_S0

2D5V_CPUA_S0

1D2V_HT0B_S0

2D5V_S0

2D5V_S3

COREFB41COREFB#41

THERMDP 23THERMDN 23

VID[4..0] 41

CPU_THERMTRIP# 23

CPUCLK3

CPUCLK#3

LDT_STP#13,18SB_CPUPWRGD18LDT_RST#13,18

Title


Date: Sheet of


Bolsena -1CPU(3/4)_Control & Debug

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


THERMTRIP#Level shift to SB400

LAYOUT: Route trace 50 mils wide and500 to 750 mils long between thesecaps.

LAYOUT: Route VDDA trace approx.50 mils wide (use 2x25 mil traces toexit ball field) and 500 mils long.

2D5V_VDDA_S0

ChangeL270H

differentially impedance 80LAYOUT: Route FBCLKOUT_H/L

AMD SUGGEST TO USE 100 ~ 300UH

LAYOUT: Place close to the CPU.Validation Test Points

differentially impedance 100

CHANGE FROM 1KR3 TO 680R2 FOR AMDCHECK LIST

AMD suggest voltegefrom 2D5V_S0 to 2D5V_S3

Vout = 1.25*(1+ R1/R2)

R2

R1Iomax=120mA

Connect to VDDIO for AMD suggest.

SANYO, NT$:6.1Iripple=1.1A,ESR=70mohm3.5/2.8/2.077.21071.031

KEMET,NT:5.7, B2 sizeST100U4VBM-1 (80.10716.321)Iripple=1.1A,ESR=70mohm

AMD SUGGEST TO USE 2D5V_CPUA_S0

SB 0201

SC 0308

SC 0308

1234 5

678

RN33 SRN680-URN33 SRN680-U

1 2R193680R3F

R193680R3F

1 2R190 680R3FR190 680R3F

12

C734SC1U10V3KX

DY

C734SC1U10V3KX

DY

1 2R154 44D2R2FR154 44D2R2F

1 2 3 45678 RN28

SRN680-U

DY

RN28

SRN680-U

DY

VDDA1AH25VDDA2AJ25

RESET_LAF20PWROKAE18LDTSTOP_LAJ27

L0_REF1AF27L0_REF0AE26

COREFB_HA23COREFB_LA24CORE_SENSEB23

VDDIOFB_HAE12VDDIOFB_LAF12VDDIO_SENSEAE11

CLKIN_HAJ21CLKIN_LAH21

NC_AJ23AJ23NC_AH23AH23

NC_AE24AE24NC_AF24AF24

VTT_AC16VTT_BAG15

DBRDYAH17

NC_C15C15

TMSE20TCKE17TRST_LB21TDIA21

NC_C18C18

NC_A19A19

KEY1A28KEY0AJ28

NC_AE23AE23NC_AF23AF23NC_AF22AF22NC_AF21AF21

NC_C1C1NC_J3J3NC_R3R3NC_AA2AA2NC_D3D3NC_AG2AG2NC_B18B18NC_AH1AH1NC_AE21AE21NC_C20C20NC_AG4AG4NC_C6C6NC_AG6AG6NC_AE9AE9NC_AG9AG9

THERMTRIP_L A20

THERMDA A26THERMDC A27

VID4 AG13VID3 AF14VID2 AG14VID1 AF15VID0 AE15

NC_AG18 AG18NC_AH18 AH18NC_AG17 AG17NC_AJ18 AJ18

FBCLKOUT_H AH19FBCLKOUT_L AJ19

DBREQ_L AE19

NC_D20 D20NC_C21 C21NC_D18 D18NC_C19 C19NC_B19 B19

TDO A22

NC_AF18 AF18

NC_D22 D22NC_C22 C22

NC_B13 B13NC_B7 B7NC_C3 C3NC_K1 K1NC_R2 R2

NC_AA3 AA3NC_F3 F3

NC_C23 C23NC_AG7 AG7

NC_AE22 AE22NC_C24 C24NC_A25 A25NC_C9 C9

U81CU81C

TP45 TPAD30TP45 TPAD30TP39 TPAD30TP39 TPAD30

12

R192680R3FR192680R3F

SHDN#1GND2IN3 OUT 4

SET 5

U73

G913C-U

DY

U73

G913C-U

DY


12


1 2R616 820R3R616 820R3

12

C160SCD1U

DY C160SCD1U

DY

1 2R153 44D2R2FR153 44D2R2F

1 2R1750R0805-PAD

R1750R0805-PAD

1 2R606 680R3FR606 680R3F

1 2 C789SC3900P50V3KXC789SC3900P50V3KX

12

R61780D6R2FR61780D6R2F


1 2R189 680R3FR189 680R3F

12



12

R155680R3FDY

R155680R3FDY

3

1

2Q10MMBT3904-U1Q10MMBT3904-U1

12



12

R156680R3FDY

R156680R3FDY

12


1 2R605 820R3R605 820R3

12

C733SC22P50V2JN-1

DY

C733SC22P50V2JN-1

DY

1 2R1951KR2

R1951KR2


1 2 C790SC3900P50V3KXC790SC3900P50V3KX1

2

R618169R2FR618169R2F

1 2R191

DUMMY-R3

R191

DUMMY-R3

1 2R207680R3FDY

R207680R3FDY


1 2R1730R0603-PAD

R1730R0603-PAD

12

R15220KR2FDY

R15220KR2FDY1

2

C210SC1U10V3KX

DY

C210SC1U10V3KX

DY


12

TC3ST100U4VBM-UTC3ST100U4VBM-U

1234 5

678

RN31 SRN680-URN31 SRN680-U







12


1 2R1740R3-U

DY

R1740R3-U

DY


12


1 2R194680R3F

R194680R3F

12

R60420KR2F

DYR60420KR2F

DY

1 2 3 45678RN32

SRN680-UDY

RN32

SRN680-UDY

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

VCC_CORE_S0 2D5V_S3

VCC_CORE_S0

1D25V_S3

VCC_CORE_S0

VCC_CORE_S0

2D5V_S32D5V_S3

1D25V_S3

Title


Date: Sheet of


Bolsena -1CPU(4/4)_Power

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


LAYOUT: Place on backside of processor.

LAYOUT: Place in uPGA socket cavity.

0.22u x 6

0.22u x 4

10u x 4

10u x 2

0.22u x 2

10u x 1 4.7u x 6

4.7u x 2

12

C319

SC

D22

U16

V3Z

Y

C319

SC

D22

U16

V3Z

Y

12

C791

SC

D22

U16

V3Z

Y

C791

SC

D22

U16

V3Z

Y

12

C339

SC

D22

U16

V3Z

Y

C339

SC

D22

U16

V3Z

Y

12

C271

SC

D22

U16

V3Z

Y

C271

SC

D22

U16

V3Z

Y

12

C268

SC

D22

U16

V3Z

Y

C268

SC

D22

U16

V3Z

Y

12

C315

SC

10U

10V

5ZY

C315

SC

10U

10V

5ZY

12

C816

SC

D22

U16

V3Z

Y

DY

C816

SC

D22

U16

V3Z

Y

DY

12

C275

SC

D22

U16

V3Z

Y

C275

SC

D22

U16

V3Z

Y

12

C265

SC

4D7U

10V

5ZY

C265

SC

4D7U

10V

5ZY

12

C818

SC

D22

U16

V3Z

Y

C818

SC

D22

U16

V3Z

Y

12

C340

SC

D22

U16

V3Z

Y

C340

SC

D22

U16

V3Z

Y

12

C313

SC

4D7U

10V

5ZY

C313

SC

4D7U

10V

5ZY

12

C792

SC

10U

10V

5ZY

C792

SC

10U

10V

5ZY

VDDIO E4VDDIO G4VDDIO J4VDDIO L4VDDIO N4VDDIO U4VDDIO W4VDDIO AA4VDDIO AC4VDDIO AE4VDDIO D5VDDIO AF5VDDIO F6VDDIO H6VDDIO K6VDDIO M6VDDIO P6VDDIO T6VDDIO V6VDDIO Y6VDDIO AB6VDDIO AD6VDDIO D7VDDIO G7VDDIO J7VDDIO AA7VDDIO AC7VDDIO AF7VDDIO F8VDDIO H8VDDIO AB8VDDIO AD8VDDIO D9VDDIO G9VDDIO AC9VDDIO AF9VDDIO F10VDDIO AD10VDDIO D11VDDIO AF11VDDIO F12VDDIO AD12VDDIO D13VDDIO AF13VDDIO F14VDDIO AD14VDDIO F16VDDIO AD16VDDIO D15VDDIO R4

VDD N28VDD U28VDD AA28VDD AE27VDD R7VDD U7VDD W7VDD K8VDD M8VDD P8VDD T8VDD V8VDD Y8VDD J9VDD N9VDD R9VDD U9VDD W9VDD AA9VDD H10VDD K10VDD M10VDD P10VDD T10VDD Y10VDD AB10VDD G11VDD J11VDD AA11VDD AC11VDD H12VDD K12VDD Y12VDD AB12VDD J13VDD AA13VDD AC13VDD H14VDD AB26VDD E28VDD J28

VDDL7VDDAC15VDDH18VDDB20VDDE21VDDH22VDDJ23VDDH24VDDF26VDDN7VDDL9VDDV10VDDG13VDDK14VDDY14VDDAB14VDDG15VDDJ15VDDAA15VDDH16VDDK16VDDY16VDDAB16VDDG17VDDJ17VDDAA17VDDAC17VDDAE17VDDF18VDDK18VDDY18VDDAB18VDDAD18VDDAG19VDDE19VDDG19VDDAC19VDDAA19VDDJ19VDDF20VDDH20VDDK20VDDM20VDDP20VDDT20VDDV20VDDY20VDDAB20VDDAD20VDDG21VDDJ21VDDL21VDDN21VDDR21VDDU21VDDW21VDDAA21VDDAC21VDDF22VDDK22VDDM22VDDP22VDDT22VDDV22VDDY22VDDAB22VDDAD22VDDE23VDDG23VDDL23VDDN23VDDR23VDDU23VDDW23VDDAA23VDDAC23VDDB24VDDD24VDDF24VDDK24VDDM24VDDP24VDDT24VDDV24VDDY24VDDAB24VDDAD24VDDAH24VDDAE25VDDK26VDDP26VDDV26

U81DU81D

12

C269

SC

D22

U16

V3Z

Y

C269

SC

D22

U16

V3Z

Y

12

C314

SC

4D7U

10V

5ZY

C314

SC

4D7U

10V

5ZY

VSSL28VSSR28VSSW28VSSAC28VSSAF28VSSAH28VSSC29VSSF2VSSH2VSSK2VSSM2VSSP2VSST2VSSV2VSSY2VSSAB2VSSAD2VSSAH2VSSB4VSSAH4VSSB6VSSG6VSSJ6VSSL6VSSN6VSSR6VSSU6VSSAA6VSSAC6VSSAH6VSSF7VSSH7VSSK7VSSM7VSSP7VSST7VSSV7VSSAB7VSSAD7VSSB8VSSG8VSSJ8VSSL8VSSN8VSSR8VSSU8VSSW8VSSAC8VSSAH8VSSF9VSSH9VSSK9VSSM9VSSP9VSST9VSSV9VSSY9VSSAD9VSSB10VSSG10VSSJ10VSSL10VSSN10VSSR10VSSU10VSSW10VSSAC10VSSAH10VSSF11VSSH11VSSK11VSSY11VSSAB11VSSAD11VSSB12VSSG12VSSAA12VSSAC12VSSAH12VSSF13VSSH13VSSK13VSSY13VSSAB13VSSAD13VSSAF17VSSG14VSSJ14VSSAA14VSSAC14VSSAE14VSSD16VSSE15VSSK15VSSAB15VSSAD15VSSAH14VSSE16VSSG16VSSJ16VSSAA16VSSAC16VSSAE29VSSAJ26VSSE18VSSF17VSSH17VSSK17VSSY17

VSS B2VSS AH20VSS AB21VSS W22VSS M23VSS L24VSS AG25VSS AG27VSS D2VSS AF2VSS W6VSS Y7VSS AA8VSS AB9VSS AA10VSS J12VSS B14VSS Y15VSS AE16VSS J18VSS G20VSS R20VSS U20VSS W20VSS AA20VSS AC20VSS AE20VSS AG20VSS AJ20VSS D21VSS F21VSS H21VSS K21VSS M21VSS P21VSS T21VSS V21VSS Y21VSS AD21VSS AG21VSS B22VSS E22VSS G22VSS J22VSS L22VSS N22VSS R22VSS U22VSS AG29VSS AA22VSS AC22VSS AG22VSS AH22VSS AJ22VSS D23VSS F23VSS H23VSS K23VSS P23VSS T23VSS V23VSS Y23VSS AB23VSS AD23VSS AG23VSS E24VSS G24VSS J24VSS N24VSS R24VSS U24VSS W24VSS AA24VSS AC24VSS AG24VSS AJ24VSS B25VSS C25VSS B26VSS D26VSS H26VSS M26VSS T26VSS Y26VSS AD26VSS AF26VSS AH26VSS C27VSS B28VSS D28VSS G28VSS F15VSS H15VSS AB17VSS AD17VSS B16VSS G18VSS AA18VSS AC18VSS D19VSS F19VSS H19VSS K19VSS Y19VSS AB19VSS AD19VSS AF19VSS J20VSS L20VSS N20

U81EU81E

12

C367

SC

4D7U

10V

5ZY

C367

SC

4D7U

10V

5ZY

12

C793

SC

10U

10V

5ZY

C793

SC

10U

10V

5ZY

12

C366

SC

4D7U

10V

5ZY

C366

SC

4D7U

10V

5ZY

12

C276

SC

4D7U

10V

5ZY

C276

SC

4D7U

10V

5ZY

12

C341

SC

D22

U16

V3Z

Y

C341

SC

D22

U16

V3Z

Y

12

C273

SC

D22

U16

V3Z

Y

C273

SC

D22

U16

V3Z

Y

12

C365

SC

4D7U

10V

5ZY

C365

SC

4D7U

10V

5ZY

12

C794

SC

D22

U16

V3Z

Y

DY

C794

SC

D22

U16

V3Z

Y

DY

12

C813

SC

D22

U16

V3Z

Y

DY

C813

SC

D22

U16

V3Z

Y

DY

12

C272

SC

10U

10V

5ZY

C272

SC

10U

10V

5ZY

12

C316

SC

D22

U16

V3Z

Y

C316

SC

D22

U16

V3Z

Y

12

C814

SC

10U

10V

5ZY

C814

SC

10U

10V

5ZY

12

C320

SC

10U

10V

5ZY

C320

SC

10U

10V

5ZY

12

C815

SC

D22

U16

V3Z

Y

DY

C815

SC

D22

U16

V3Z

Y

DY

12

C274

SC

D22

U16

V3Z

Y

C274

SC

D22

U16

V3Z

Y

12

C817

SC

10U

10V

5ZY

C817

SC

10U

10V

5ZY

12

C318

SC

D22

U16

V3Z

Y

C318

SC

D22

U16

V3Z

Y

12

C317

SC

4D7U

10V

5ZY

C317

SC

4D7U

10V

5ZY

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

M_BA12

M_BA4M_BA3

M_BA7

M_BA2M_BA1M_BA0

M_BA8M_BA9

M_BA11M_BA10

M_BA13M_AA13

M_AA12

M_AA3

M_AA7

M_AA2M_AA1M_AA0

M_AA9M_AA10M_AA11

M_AA8

M_ABS#1M_ABS#0

M_DATA_R_1M_DATA_R_2M_DATA_R_3M_DATA_R_4

M_DATA_R_0

M_DATA_R_10M_DATA_R_11M_DATA_R_12

M_DATA_R_7

M_DATA_R_5

M_DATA_R_8

M_DATA_R_6

M_DATA_R_9

M_DATA_R_19

M_DATA_R_13M_DATA_R_14M_DATA_R_15M_DATA_R_16M_DATA_R_17

M_DATA_R_20

M_DATA_R_18

M_DATA_R_22M_DATA_R_23M_DATA_R_24M_DATA_R_25M_DATA_R_26M_DATA_R_27M_DATA_R_28

M_DATA_R_21

M_DATA_R_31M_DATA_R_32

M_DATA_R_35

M_DATA_R_33

M_DATA_R_36


M_DATA_R_34

M_DATA_R_39

M_DATA_R_37

M_DATA_R_40

M_DATA_R_38


M_DATA_R_47

M_DATA_R_50

M_DATA_R_48

M_DATA_R_51


M_DATA_R_49

M_DATA_R_59

M_DATA_R_52M_DATA_R_53M_DATA_R_54M_DATA_R_55M_DATA_R_56M_DATA_R_57M_DATA_R_58

M_DATA_R_63


M_DQS_R0M_DQS_R1M_DQS_R2

M_DQS_R7

M_DQS_R3M_DQS_R4

M_DQS_R6

M_CKE#0

DDR_CLK1DDR_CLK0

DDR_CLK#1DDR_CLK#0

M_ADM_R0

M_ADM_R6

M_ADM_R1M_ADM_R2

M_ADM_R7

M_ADM_R3M_ADM_R4M_ADM_R4

M_ADM_R3

M_ADM_R7

M_ADM_R2M_ADM_R1

M_ADM_R6

M_ADM_R0

DDR_CLK0

SMBD_SBSMBC_SB

DDR_CLK#0

M_BBS#1M_BBS#0

M_DATA_R_1

M_DATA_R_3

M_DATA_R_0


M_DATA_R_4

M_DATA_R_11

M_DATA_R_2

M_DATA_R_8


M_DATA_R_12

M_DATA_R_7


M_DATA_R_26

M_DATA_R_16

M_DATA_R_24

M_DATA_R_27

M_DATA_R_13

M_DATA_R_17

M_DATA_R_28

M_DATA_R_18

M_DATA_R_25

M_DATA_R_14

M_DATA_R_19

M_DATA_R_15

M_DATA_R_20


M_DATA_R_36



M_DATA_R_35


M_DATA_R_29


M_DATA_R_30

M_DATA_R_56

M_DATA_R_49

M_DATA_R_54

M_DATA_R_57

M_DATA_R_50

M_DATA_R_55

M_DATA_R_58

M_DATA_R_51

M_DATA_R_59

M_DATA_R_52

M_DATA_R_46

M_DATA_R_60


M_DATA_R_53

M_DATA_R_45


M_ADM_R5

M_DQS_R5

M_DQS_R0

M_DQS_R6

M_DQS_R1M_DQS_R2

M_DQS_R7

M_DQS_R3M_DQS_R4

DM_SA0

M_DQS_R5

M_ADM_R5

DDR_CLK1DDR_CLK#1

M_AA6M_BA5M_BA6

M_AA4M_AA5

3D3V_S0

2D5V_S3

3D3V_S0

2D5V_S3

3D3V_S0

VREF_DDR_MEM VREF_DDR_MEM

2D5V_S3

M_DATA_R_[63..0] 9

M_DQS_R[7..0] 9

M_ADM_R[7..0] 9

M_CLK#5 5

M_CLK#6 5M_CLK7 5

SMBC_SB 3,21

M_ABS#[1..0] 5,9

M_BA[13..0] 5,9

M_BBS#[1..0] 5,9

M_AA[13..0] 5,9

M_CLK#7 5

SMBD_SB 3,21

M_CS#2 5,9M_CS#3 5,9

M_CS#0 5,9

M_CLK4 5

M_CS#1 5,9

M_CLK#4 5M_CLK5 5

M_CLK6 5

M_CKE#0 5,9 M_CKE#1 5,9

M_ACAS#5,9M_AWE#5,9

M_BRAS#5,9M_BCAS#5,9M_BWE#5,9

M_ARAS#5,9

Title


Date: Sheet of


Bolsena -1DDR SO-DIMM SKT

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


M_ADM#0M_ADM#1M_ADM#2M_ADM#3M_ADM#4M_ADM#5M_ADM#6M_ADM#7

SMA11SMA10

SMA12SMA0

MD0

MD63

AMD CPU

SMA14

Layout trace 20 mil Layout trace 20 mil

M_ADM#0M_ADM#1M_ADM#2M_ADM#3M_ADM#4M_ADM#5M_ADM#6M_ADM#7

NOT SUPPORT ECC CHECKAMD suggested pull-low

REV

ERSE

TYP

E 5.

2MM

REV

ERSE

TYP

E 9.

2MM

! NOT THIS LIBRARY

Pin 1DDR1(Reverse 5.2mm)

Pin 199

Pin 200 Pin 2

DDR2(Reverse 9.2mm)Pin 200 Pin 2

Pin 199 Pin 1

(Bottom view)

ME : 62.10017.2012nd :62.10017.701

ME : 62.10017.391

SB 0203

TP62TPAD30TP62TPAD30

12345

678

RN62

SRN10K-2

RN62

SRN10K-2

TP63TPAD30TP63TPAD30

12

C497SCD1UC497SCD1U

12

C456SCD1UC456SCD1U

12

C498SCD1UC498SCD1U

12

C458SCD1UC458SCD1U

VREF1

DQ05

VREF2

DQ17

DQS0 11

DQ213

VDD 45

DQ317

NC#124124NC#123123

VSS 27

DQ819DQ923

DQS1 25

VDD 144

CK0 35/CK0 37

VDD 168

DQ1029DQ1131

CKE0 96

VDD 155

DQ1641DQ1743

DQS2 47

VSS 38

A9101

DQ1849

A7105

VDD 92

DQ1953

A5107

DQ2455

VSS 28

DQ2559

DQS3 61

A4108

VDD 36

DQ2665DQ2767

A2110

VSS 64

A1111

CB071CB173

VDD 46

DQS8 77

A0112

CB279

VDD 180

CB383

BA1116

DQ32127 VDD 57DQ33129

DQS4 133

VDD 179

DQ34135

BA0117

DQ35139

DQ40141

VDD 69

/WE119

DQ41145

/CAS120

VSS 39

DQS5 147

DQ42151DQ43153

VDD 22

NC#97/A1397

DQ48163DQ49165

VSS 52

/CK2 91CK2 89

VDD 94

DQS6 169

DQ50171DQ51175

VSS 75

DQ56177DQ57181

VDD 33

DQS7 183

DQ58187DQ59189

VSS 76

SDA 193SCL 195

VSS 40

DQ46DQ58

VDD 58

DM0 12

DQ614DQ718

VDD 191

NC#200200

VDDSPD197

VDD 81

DQ1220DQ1324

DM1 26

VDD 9

DQ1430DQ1532

CKE1 95

VDD 113

DQ2042

A1299

VSS 16

DQ2144

A11100

DM2 48

VDD 10

DQ2250

A8102

DQ2354

VSS 51

A6106

DQ2856DQ2960

VDD 70

DM3 62

A3109

DQ3066

VSS 4

DQ3168

CB472CB574

VDD 82

CK1 160/CK1 158

VSS 3

DM8 78

A10 / AP115

CB680

VDD 93

CB784VSS 88

DQ36128DQ37130

VDD 21

DM4 134

DQ38136DQ39140

VSS 15

DQ44142

/RAS118

DQ45146

VDD 114

/CS0 121/CS1 122

DM5 148

VDD 192

DQ46152DQ47154

NC#98/BA298

VDD 131

DQ52164DQ53166

NC#8585

VDD 34

DM6 170

DQ54172DQ55176

VDD 132

VDDID199

DQ60178DQ61182

VSS 63

DQ62188DQ63190

VDD 143

SA0 194SA1 196SA2 198

VSS 87

DM7 184

VDD 156VDD 157VDD 167

VSS 90VSS 103VSS 104


VSS 138VSS 149VSS 150VSS 159VSS 161VSS 162VSS 173VSS 174VSS 185VSS 186

NC#86/(RESET#)86

GND 202GND201

DDR2

SKT-SODIMM2006U1

62.10017.391

DDR2

SKT-SODIMM2006U1

62.10017.391VREF1

DQ05

VREF2

DQ17

DQS0 11

DQ213

VDD 45

DQ317

NC#124124NC#123123

VSS 27

DQ819DQ923

DQS1 25

VDD 144

CK0 35/CK0 37

VDD 168

DQ1029DQ1131

CKE0 96

VDD 155

DQ1641DQ1743

DQS2 47

VSS 38

A9101

DQ1849

A7105

VDD 92

DQ1953

A5107

DQ2455

VSS 28

DQ2559

DQS3 61

A4108

VDD 36

DQ2665DQ2767

A2110

VSS 64

A1111

CB071CB173

VDD 46

DQS8 77

A0112

CB279

VDD 180

CB383

BA1116

DQ32127 VDD 57DQ33129

DQS4 133

VDD 179

DQ34135

BA0117

DQ35139

DQ40141

VDD 69

/WE119

DQ41145

/CAS120

VSS 39

DQS5 147

DQ42151DQ43153

VDD 22

NC#97/A1397

DQ48163DQ49165

VSS 52

/CK2 91CK2 89

VDD 94

DQS6 169

DQ50171DQ51175

VSS 75

DQ56177DQ57181

VDD 33

DQS7 183

DQ58187DQ59189

VSS 76

SDA 193SCL 195

VSS 40

DQ46DQ58

VDD 58

DM0 12

DQ614DQ718

VDD 191

NC#200200

VDDSPD197

VDD 81

DQ1220DQ1324

DM1 26

VDD 9

DQ1430DQ1532

CKE1 95

VDD 113

DQ2042

A1299

VSS 16

DQ2144

A11100

DM2 48

VDD 10

DQ2250

A8102

DQ2354

VSS 51

A6106

DQ2856DQ2960

VDD 70

DM3 62

A3109

DQ3066

VSS 4

DQ3168

CB472CB574

VDD 82

CK1 160/CK1 158

VSS 3

DM8 78

A10 / AP115

CB680

VDD 93

CB784VSS 88

DQ36128DQ37130

VDD 21

DM4 134

DQ38136DQ39140

VSS 15

DQ44142

/RAS118

DQ45146

VDD 114

/CS0 121/CS1 122

DM5 148

VDD 192

DQ46152DQ47154

NC#98/BA298

VDD 131

DQ52164DQ53166

NC#8585

VDD 34

DM6 170

DQ54172DQ55176

VDD 132

VDDID199

DQ60178DQ61182

VSS 63

DQ62188DQ63190

VDD 143

SA0 194SA1 196SA2 198

VSS 87

DM7 184

VDD 156VDD 157VDD 167



VSS 138VSS 149VSS 150VSS 159VSS 161VSS 162VSS 173VSS 174VSS 185VSS 186

NC#86/(RESET#)86

GND 202GND201

DDR1

DDR-SODIMM-R-U2

Part Number = 62.10017.201

1ST 62.10017.701 - 2ND 62.10017.201

DDR1

DDR-SODIMM-R-U2

Part Number = 62.10017.201

1ST 62.10017.701 - 2ND 62.10017.201

1 2R3124K7R2R3124K7R2

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

M_DATA48M_DATA49


M_DQS2 M_DQS_R2M_DATA19 M_DATA_R_19

M_DATA35

M_DATA40M_DATA41

M_DQS5

M_DQS6M_DATA50M_DATA51M_DATA56M_DATA57M_DQS7

M_DQS_R0M_DATA_R_2M_DATA_R_3M_DATA_R_8


M_DQS_R1

M_DATA_R_12

M_DATA_R_10

M_DATA_R_42

M_DATA_R_11

M_DATA_R_43

M_DATA_R_16M_DATA_R_17M_DQS_R2



M_DATA23 M_DATA_R_23

M_DATA58M_DATA59

M_DQS_R7

M_DQS_R6

M_DQS_R5




M_AA11

M_BWE#

M_DATA43M_DATA42

M_BA8

M_DATA62M_DATA63

M_BBS#0

M_ADM_R1

M_ADM2

M_ADM6

M_ADM7

M_ADM_R0

M_ADM_R2 M_ADM_R5

M_DATA46M_DATA47

M_DATA52M_DATA53

M_DATA54M_DATA55

M_DATA60M_DATA61

M_DATA_R_54

M_ADM_R7

M_DATA_R_60

M_CS#3

M_DATA44

M_DATA38M_DATA45

M_ADM5

M_DATA_R_24

M_DATA_R_13

M_DATA_R_9

M_DATA_R_57

M_DATA_R_61

M_DATA4

M_DATA_R_7M_DATA6

M_DATA_R_17

M_DATA_R_9M_DATA8M_DATA9

M_DATA_R_4

M_DATA_R_6

M_DQS0

M_DATA_R_15

M_DQS_R1

M_ADM_R1

M_DQS1

M_DQS_R0

M_ADM0

M_DATA_R_8

M_DATA_R_13

M_ADM1

M_DATA_R_18

M_DATA_R_22

M_DATA_R_20

M_DATA10

M_DATA7

M_DATA_R_0M_DATA1

M_DATA12

M_DATA2

M_DATA_R_12

M_DATA3

M_DATA11

M_DATA21

M_DATA13

M_DATA_R_2

M_DATA_R_10

M_DATA_R_1

M_DATA22

M_DATA18

M_DATA_R_16

M_DATA_R_21

M_DATA_R_11

M_DATA_R_3

M_DATA16

M_DATA0

M_DATA15

M_DATA_R_5M_DATA5M_ADM_R0

M_DATA17

M_DATA20

M_DATA_R_53

M_DATA_R_40

M_ADM_R6

M_DATA_R_46

M_DATA_R_61

M_DATA_R_48

M_DQS_R6

M_DATA_R_47

M_DATA_R_41

M_DATA_R_58

M_DATA_R_49

M_DATA_R_59

M_ADM_R7

M_DATA_R_52

M_DATA_R_63

M_DQS_R5

M_DATA_R_38

M_DATA_R_56

M_DATA_R_54

M_DATA_R_50

M_DATA_R_42

M_ADM_R5

M_DATA_R_57

M_DATA_R_55

M_DATA_R_51

M_DATA_R_43

M_DATA_R_44

M_DQS_R7

M_DATA_R_45

M_DATA_R_35

M_DATA_R_62

M_DATA_R_60

M_BA11

M_AA8

M_AA9

M_AA6

M_AA7

M_AA4M_AA5

M_AA2

M_AA3

M_AA0

M_AA1

M_ABS#1

M_AA10

M_ARAS#

M_ADM_R2

M_DATA_R_55

M_ADM_R6

M_BCAS#

M_BA4

M_BRAS#M_BBS#1

M_CKE#0

M_BA12






M_DATA_R_46

M_DATA_R_44

M_DATA_R_47

M_DATA_R_45




M_ADM_R3M_ADM3

M_ADM4 M_ADM_R4

M_DATA_R_25M_DATA25

M_DATA26 M_DATA_R_26M_DATA27 M_DATA_R_27

M_DATA_R_29M_DATA29

M_DATA_R_30M_DATA30

M_DATA_R_32M_DATA32M_DATA33 M_DATA_R_33


M_DATA_R_36M_DATA36M_DATA_R_37M_DATA37


M_DQS3 M_DQS_R3


M_DQS_R4M_DQS4

M_DQS_R4M_DATA_R_35

M_DATA_R_39

M_DATA_R_36M_DATA_R_37M_ADM_R4M_DATA_R_38

M_CKE#1

M_CKE#1

M_CKE#0

M_DATA_R_28

M_DATA_R_29

M_DATA_R_30M_ADM_R3

M_DATA_R_31

M_BA0M_BA2M_BA1

M_BA3M_BA7

M_BA6M_BA9

M_BA10

M_ACAS#

M_CS#0M_CS#1

M_AA13

M_BA5

M_AA12

M_AWE#M_ABS#0


M_DATA24 M_DATA_R_24 M_DATA_R_27M_DATA_R_26M_DQS_R3M_DATA_R_25

M_BA13M_CS#2

1D25V_S3 1D25V_S3

M_DATA[63..0] 5

M_DATA_R_[63..0] 8

M_DQS[7..0] 5

M_ADM_R[7..0] 8

M_DQS_R[7..0] 8

M_ARAS# 5,8

M_BWE# 5,8M_BCAS# 5,8M_BRAS# 5,8

M_AWE# 5,8M_ACAS# 5,8

M_AA[13..0] 5,8

M_ABS#[1..0] 5,8

M_BA[13..0] 5,8

M_BBS#[1..0] 5,8

M_ADM[7..0] 5

M_CS#3 5,8

M_CS#0 5,8M_CS#1 5,8M_CS#2 5,8

M_CKE#15,8

M_CKE#05,8

Title


Date: Sheet of


Bolsena -1DDR DAMPING & TERMINATION

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


SERIES DAMPING PARALLEL TERMINATIONPULL HIGH STUBS < 0.8", PLACE RPs CLOSE TO SECOND DM ( DM2 )NO EQUAL LENGTH LIMITATION

PLACE RNs CLOSE TO FIRST DIMM, < 0.75"STRICT EQUAL LENGTH LIMITATION WITH DQS,CB PINS

05/10Remove the damping resistor for AMD suggest.

12345678 9

10111213141516

RN112

SRN68J-1

RN112

SRN68J-1

12345678 9

10111213141516

RN114

SRN68J-1

RN114

SRN68J-1

12345678 9

10111213141516

RN68

SRN68J-1

RN68

SRN68J-1

12345678 9

10111213141516

RN64

SRN47J-1-U

RN64

SRN47J-1-U

1234 5

678

RN61 SRN68-1RN61 SRN68-1

12345678 9

10111213141516

RN60

SRN68J-1

RN60

SRN68J-1

21 4

3

RN63

SRN47J

RN63

SRN47J

12345678 9

10111213141516

RN54

SRN10J-3

RN54

SRN10J-3

12345678 9

10111213141516

RN42

SRN10J-3

RN42

SRN10J-3

1234 5

678


12345678 9

10111213141516

RN69

SRN68J-1

RN69

SRN68J-1

12345678 9

10111213141516

RN59

SRN68J-1

RN59

SRN68J-1

12345678 9

10111213141516

RN50

SRN10J-3

RN50

SRN10J-3

12345678 9

10111213141516

RN65

SRN47J-1-U

RN65

SRN47J-1-U

1234 5

678

RN110SRN68-1RN110SRN68-1

12345678 9

10111213141516

RN71

SRN47J-1-U

RN71

SRN47J-1-U

1234 5

678


12345678 9

10111213141516

RN113

SRN68J-1

RN113

SRN68J-1

1234 5

678


1234 5

678


1234 5

678

RN109

SRN47-1

RN109

SRN47-1

12345678 9

10111213141516

RN49

SRN10J-3

RN49

SRN10J-3

12345678 9

10111213141516

RN38

SRN10J-3

RN38

SRN10J-3

21 4

3

RN70SRN47J

RN70SRN47J

1234 5

678

RN58

SRN47-1

RN58

SRN47-1

12345678 9

10111213141516

RN39

SRN10J-3

RN39

SRN10J-3

21 4

3

RN67 SRN47JRN67 SRN47J12345678 9

10111213141516

RN53

SRN10J-3

RN53

SRN10J-3

21 4

3

RN57

SRN47J

RN57

SRN47J

12345678 9

10111213141516

RN43

SRN10J-3

RN43

SRN10J-3

12345678 9

10111213141516

RN111

SRN68J-1

RN111

SRN68J-1

1234 5

678

RN115SRN68-1RN115SRN68-1

1234 5

678


1234 5

678

RN108

SRN47-1

RN108

SRN47-1

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

2D5V_S3

1D25V_S3

1D25V_S3

2D5V_S3

2D5V_S3 2D5V_S3

1D25V_S3

1D25V_S3

Title


Date: Sheet of


Bolsena -1DDR DECOUPLING

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


LAYOUT:Place altemating caps to GND and 2D5_S3

LAYOUT:Place close to Power Pin of DDR socket.

0.22u x 10

LAYOUT:Place at end of the DIMMs

SB

12

C496SCD1UC496SCD1U

12

C436SCD1U

DY

C436SCD1U

DY

12

C337SCD1UC337SCD1U

12

C875SCD1U

DY

C875SCD1U

DY

12

C888SCD1UC888SCD1U

1 2 C499SCD22U16V3ZYC499SCD22U16V3ZY

12

C449SCD1UC449SCD1U

12

C370SCD1U

DY

C370SCD1U

DY

12

C870SCD1U

DY

C870SCD1U

DY

12

C338SCD1UC338SCD1U

12

C457SCD1U

DY

C457SCD1U

DY

12

C876SCD1U

DY

C876SCD1U

DY

1 2 C443SCD22U16V3ZY

DY

C443SCD22U16V3ZY

DY

12

C502SCD1U

DY

C502SCD1U

DY12

C880SCD1U

DY

C880SCD1U

DY

12

C877SCD1UC877SCD1U

12


12


12

C885SCD1UC885SCD1U

12

C503SCD1UC503SCD1U

12

C867SCD1UC867SCD1U

12

C462SCD1U

DY

C462SCD1U

DY

12

C385SCD1UC385SCD1U

12

TC26SE100U10VM

79.10711.4C1

TC26SE100U10VM

79.10711.4C1

12

C886SCD1U

DY

C886SCD1U

DY

12

C874SCD1UC874SCD1U

12

C321SCD1UC321SCD1U

12

C322SCD1UC322SCD1U

12

C361SCD1U

DY

C361SCD1U

DY

12

C409SCD1UC409SCD1U

12

C343SCD1U

DY

C343SCD1U

DY

12

C883SCD1UC883SCD1U

12

C871SCD1UC871SCD1U

12

C466SCD1U

DY

C466SCD1U

DY


12

C412SCD1U

DY

C412SCD1U

DY

12

C448SCD1UC448SCD1U

12

C460SCD1U

DY

C460SCD1U

DY

12

C408SCD1U

DY

C408SCD1U

DY

12

C363SCD1UC363SCD1U

12

C310SCD1UC310SCD1U

12

C455SCD1U

DY

C455SCD1U

DY

12

C404SCD1U

DY

C404SCD1U

DY

12

C388SCD1UC388SCD1U


12

C437SCD1UC437SCD1U

12

C881SCD1U

DY

C881SCD1U

DY

12



DY

C446SCD22U16V3ZY

DY

12

C368SCD1U

DY

C368SCD1U

DY

12

C308SCD1U

DY

C308SCD1U

DY

12

C873SCD1UC873SCD1U


DY

C501SCD22U16V3ZY

DY

12

C889SCD1UC889SCD1U

12

C342SCD1U

DY

C342SCD1U

DY

12

TC17ST100U4VBM-U

DY

TC17ST100U4VBM-U

DY

12

C389SCD1UC389SCD1U

12

C371SCD1UC371SCD1U

12

C459SCD1U

DY

C459SCD1U

DY12

C884SCD1UC884SCD1U

12

C463SCD1U

DY

C463SCD1U

DY12

C411SCD1UC411SCD1U

12

C387SCD1UC387SCD1U

12

C369SCD1UC369SCD1U

12

C882SCD1UC882SCD1U

12

C869SCD1U

DY

C869SCD1U

DY

12

C868SCD1UC868SCD1U

12

C879SCD1UC879SCD1U



12

C438SCD1UC438SCD1U


DY

C500SCD22U16V3ZY

DY

12

C504SCD1UC504SCD1U

12

C465SCD1U

DY

C465SCD1U

DY

12


12

C447SCD1UC447SCD1U

12

C878SCD1UC878SCD1U

12

C872SCD1UC872SCD1U

12

C407SCD1UC407SCD1U

12

C405SCD1UC405SCD1U

12

C890SCD1UC890SCD1U

12

C390SCD1UC390SCD1U

12

C364SCD1U

DY

C364SCD1U

DY

12

C410SCD1UC410SCD1U

12

C454SCD1U

DY

C454SCD1U

DY

12

C386SCD1UC386SCD1U

12

C887SCD1U

DY

C887SCD1U

DY

12

C467SCD1U

DY

C467SCD1U

DY

12

C406SCD1U

DY

C406SCD1U

DY

12

C362SCD1UC362SCD1U


A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

NB0HTTCLKOUT0

NB0CADOUTJ11

NB0CADOUTJ0

CPUCADOUTJ9

CPUCADOUTJ5

CPUHTTCTLOUT0

NB0CADOUT12

NB0CADOUTJ9

NB0CADOUT6

CPUCADOUT8

CPUCADOUT11

CPUCADOUT10

CPUCADOUT7

CPUCADOUT5

NB0CADOUTJ13

NB0CADOUTJ12

CPUCADOUTJ13

CPUCADOUTJ1

CPUHTTCLKOUTJ1

NB0CADOUTJ5

NB0CADOUT7

CPUCADOUT1

NB0CADOUTJ15

NB0CADOUTJ2

CPUCADOUTJ4

CPUHTTCLKOUT0

NB0CADOUT10

NB0CADOUT0

CPUCADOUT3

CPUCADOUTJ6

CPUHTTCLKOUTJ0

NB0CADOUT14

NB0CADOUTJ3

CPUCADOUTJ12

CPUCADOUT13

CPUCADOUT0

NB0HTTCTLOUTNB0HTTCTLOUTJ

NB0CADOUT4

CPUCADOUTJ11

CPUCADOUTJ0

CPUCADOUTJ15

NB0CADOUTJ4

CPUCADOUT9CPUCADOUTJ10

NB0CADOUTJ14

NB0CADOUT5

HT_RXCALP

NB0CADOUT9

CPUCADOUTJ3

CPUCADOUTJ14

NB0HTTCLKOUTJ0

CPUHTTCTLOUTJ0

NB0CADOUT8

NB0CADOUT2

HT_TXCALN

CPUCADOUTJ8

CPUCADOUT2

HT_RXCALN

CPUHTTCLKOUT1

NB0CADOUTJ10

CPUCADOUTJ7

NB0CADOUT11

NB0CADOUT15

NB0CADOUT3

HT_TXCALP

CPUCADOUT14

CPUCADOUT15

CPUCADOUTJ2

NB0HTTCLKOUT1

NB0CADOUT13

NB0CADOUTJ1

NB0CADOUTJ7

CPUCADOUT12

CPUCADOUT6

NB0HTTCLKOUTJ1

NB0CADOUTJ8

NB0CADOUTJ6

NB0CADOUT1

CPUCADOUT4

1D2V_S0

1D2V_S0

NB0HTTCLKOUT1 4NB0HTTCLKOUTJ1 4

NB0HTTCLKOUT0 4NB0HTTCLKOUTJ0 4

NB0HTTCTLOUT 4NB0HTTCTLOUTJ 4

NB0CADOUT[15..0] 4NB0CADOUTJ[15..0] 4

CPUCADOUT[15..0]4CPUCADOUTJ[15..0]4



CPUHTTCTLOUT04CPUHTTCTLOUTJ04

Title


Date: Sheet of


Bolsena -1ATI-RS480M (1 of 4) HT

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


CLAW HAMMER TO NB NB TO CLAW HAMMER

AROUND NB

HT_RXCAD15PT26HT_RXCAD15NR26HT_RXCAD14PU25HT_RXCAD14NU24HT_RXCAD13PV26HT_RXCAD13NU26HT_RXCAD12PW25HT_RXCAD12NW24HT_RXCAD11PAA25HT_RXCAD11NAA24HT_RXCAD10PAB26HT_RXCAD10NAA26HT_RXCAD9PAC25HT_RXCAD9NAC24HT_RXCAD8PAD26HT_RXCAD8NAC26

HT_RXCAD7PR29HT_RXCAD7NR28HT_RXCAD6PT30HT_RXCAD6NR30HT_RXCAD5PT28HT_RXCAD5NT29HT_RXCAD4PV29HT_RXCAD4NU29HT_RXCAD3PY30HT_RXCAD3NW30HT_RXCAD2PY28HT_RXCAD2NY29HT_RXCAD1PAB29HT_RXCAD1NAA29HT_RXCAD0PAC29HT_RXCAD0NAC28

HT_RXCLK1PY26HT_RXCLK1NW26

HT_RXCLK0PW29HT_RXCLK0NW28

HT_RXCTLPP29HT_RXCTLNN29

HT_RXCALND27HT_RXCALPE27

HT_TXCAD15P R24HT_TXCAD15N R25HT_TXCAD14P N26HT_TXCAD14N P26HT_TXCAD13P N24HT_TXCAD13N N25HT_TXCAD12P L26HT_TXCAD12N M26HT_TXCAD11P J26HT_TXCAD11N K26HT_TXCAD10P J24HT_TXCAD10N J25

HT_TXCAD9P G26HT_TXCAD9N H26HT_TXCAD8P G24HT_TXCAD8N G25

HT_TXCAD7P L30HT_TXCAD7N M30HT_TXCAD6P L28HT_TXCAD6N L29HT_TXCAD5P J29HT_TXCAD5N K29HT_TXCAD4P H30HT_TXCAD4N H29HT_TXCAD3P E29HT_TXCAD3N E28HT_TXCAD2P D30HT_TXCAD2N E30HT_TXCAD1P D28HT_TXCAD1N D29HT_TXCAD0P B29HT_TXCAD0N C29

HT_TXCLK1P L24HT_TXCLK1N L25

HT_TXCLK0P F29HT_TXCLK0N G29

HT_TXCTLP M29HT_TXCTLN M28

HT_TXCALP B28HT_TXCALN A28

PART 1OF6

HYP

ER T

RA

NSP

OR

T C

PU I/

F

U80A

CHANGE TO 71.RS48M.B0U (VER A22)

PART 1OF6

HYP

ER T

RA

NSP

OR

T C

PU I/

F

U80A


12


1 2R161 49D9R2FR161 49D9R2F1 2R583

100R2FR583

100R2F1 2R162 49D9R2FR162 49D9R2F

12

C222SCD1U16V

DY

C222SCD1U16V

DY

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

PCE_NCALPCE_PCAL

PCE_TXISET

SB_TX1N

SB_TX0N

SB_TX1P

SB_TX0P

PCE_ISET

MEM_VREF

MEM_CAP2MEM_CAP1

MEM_COMPNMEM_COMPP

MEM_VREF

MPVDD_PLL

PEG_TXP0PEG_TXN0

PEG_TXP1PEG_TXN1

PEG_TXP2PEG_TXN2

PEG_TXP3PEG_TXN3

PEG_TXP4PEG_TXN4

PEG_TXP5PEG_TXN5

PEG_TXP6PEG_TXN6

PEG_TXP7PEG_TXN7

PEG_TXP8PEG_TXN8

PEG_TXP9PEG_TXN9

PEG_TXP10PEG_TXN10

PEG_TXP11PEG_TXN11

PEG_TXP12PEG_TXN12

PEG_TXP13PEG_TXN13

PEG_TXP14PEG_TXN14

PEG_TXP15PEG_TXN15

PEG_RXP15_NB PEG_RXP15PEG_RXN15PEG_RXN15_NBPEG_RXP14PEG_RXN14PEG_RXN14_NB

PEG_RXP14_NB

PEG_RXP13PEG_RXN13

PEG_RXP13_NBPEG_RXN13_NB

PEG_RXP12PEG_RXN12


PEG_RXP11PEG_RXN11


PEG_RXP0PEG_RXN0


PEG_RXP6PEG_RXN6


PEG_RXP5PEG_RXN5


PEG_RXP4PEG_RXN4


PEG_RXP3PEG_RXN3


PEG_RXP2PEG_RXN2


PEG_RXP10PEG_RXN10


PEG_RXP9PEG_RXN9


PEG_RXP8PEG_RXN8


PEG_RXP7PEG_RXN7


PEG_RXP1PEG_RXN1


IDCKP_1

IDCKN_1

RS480_MEM_VMODE

DVO_MDA34

DVO_MDA37

DVO_MDA39

DVO_MDA36DVO_MDA35

DVO_MDA38

DVO_MDA51DVO_MDA52DVO_MDA53

DVO_MDA49

DVO_MDA33

DVO_MDA48

DVO_MDA50

DVO_MDA55DVO_MDA54

PCIE_TXP0_NBPCIE_TXN0_NB

PCIE_TXP1_NBPCIE_TXN1_NB

DVO_MDA34

DVO_MDA37

DVO_MDA39

DVO_MDA36DVO_MDA35

DVO_MDA38

DVO_MDA51DVO_MDA52DVO_MDA53

DVO_MDA49

DVO_MDA33

DVO_MDA48

DVO_MDA50

DVO_MDA55DVO_MDA54

RS480_MEM_VMODE

1D2V_S0

1D8V_S0

1D8V_S0

1D8V_S0

1D8V_S0

IDCKP15

IDCKN15

PEG_TXN[15..0]49

PEG_TXP[15..0]49

PCIE_TX0P_SB 18PCIE_TX0N_SB 18

PCIE_TX1P_SB 18PCIE_TX1N_SB 18

PCIE_RX0P_SB18PCIE_RX0N_SB18

PCIE_RX1P_SB18PCIE_RX1N_SB18

PEG_RXP[15..0]49

PEG_RXN[15..0]49

DVO_MDA55 15

DVO_MDA53 15DVO_MDA54 15

DVO_MDA52 15

DVO_MDA49 15DVO_MDA50 15DVO_MDA51 15

DVO_MDA39 15

DVO_MDA48 15

DVO_MDA38 15DVO_MDA37 15DVO_MDA36 15DVO_MDA35 15DVO_MDA34 15DVO_MDA33 15

PCIE_TXN0 57PCIE_TXP0 57

PCIE_TXN1 57PCIE_TXP1 57

PCIE_RXN157PCIE_RXP157

PCIE_RXP057PCIE_RXN057

Title


Date: Sheet of


Bolsena -1ATI-RS480M (2 of 4) PCIE

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


LANE REVERSE

LANE REVERSE

Dummy when no EZ4

Dummy when use UMA

NO DVO:MEM_COMPP = NCMEM_COMPN = NCMEM_CAP1 = 470nFMEM_CAP2 = 470nFMEM_VMODE = GND (IF VDD_MEM = 2.5V)MEM_VREF = VDD_MEM / 2

WITH DVO:MEM_COMPP = 61.9 OHM TO GNDMEM_COMPN = 61.9 OHM TO VDD_MEMMEM_CAP1 = NCMEM_CAP2 = NCMEM_VMODE = 1.8V(IF VDD_MEM = 1.8V)MEM_VREF = VDD_MEM / 2

Dummy when 'NO DVO'

Dummy when 'NO DVO'

Dummy when 'USE DVO'

Dummy when 'USE DVO'

SC 0308

SC 0308

SC 0308

SC 0308

1 2C743SCD1U16V

C743SCD1U16V

1 2C773SCD1U16V

C773SCD1U16V

1 2C744SCD1U16V

C744SCD1U16V

1 2C807SCD1U16V

C807SCD1U16V

1 2C797SCD1U16V

C797SCD1U16V

1 2C805SCD1U16V

C805SCD1U16V

1 2C830SCD1U16V

C830SCD1U16V

1 2C826SCD1U16V

C826SCD1U16V

12

R2081KR2FR2081KR2F

1 2C746SCD1U16V

C746SCD1U16V

1 2C804SCD1U16V

C804SCD1U16V

1 2C774SCD1U16V

C774SCD1U16V

1 2C801SCD1U16V

C801SCD1U16V

1 2C827SCD1U16V

C827SCD1U16V

MEM_A0AF17MEM_A1AK17MEM_A2AH16MEM_A3AF16MEM_A4AJ22MEM_A5AJ21MEM_A6AH20MEM_A7AH21MEM_A8AK19MEM_A9AH19MEM_A10AJ17MEM_A11AG16MEM_A12AG17MEM_A13AH17MEM_A14AJ18

MEM_DM0AG26MEM_DM1AJ29MEM_DM2AE21MEM_DM3AH24MEM_DM4AH12MEM_DM5AG13MEM_DM6AH8MEM_DM7AE8

MEM_DQS0PAF25MEM_DQS1PAH30MEM_DQS2PAG20MEM_DQS3PAJ25MEM_DQS4PAH13MEM_DQS5PAF14MEM_DQS6PAJ7MEM_DQS7PAG8

MEM_DQS0NAG25MEM_DQS1NAH29MEM_DQS2NAF21MEM_DQS3NAK25MEM_DQS4NAJ12MEM_DQS5NAF13MEM_DQS6NAK7MEM_DQS7NAF9

MEM_RAS#AE17MEM_CAS#AH18MEM_WE#AE18MEM_CS#AJ19MEM_CKEAF18

MEM_CKPAK16MEM_CKNAJ16

MEM_CAP1AE28MEM_CAP2AJ4

MEM_VMODEAJ20

MEM_VREFAK20

MPVDDAJ15MPVSSAJ14

MEM_DQ0 AF28MEM_DQ1 AF27MEM_DQ2 AG28MEM_DQ3 AF26MEM_DQ4 AE25MEM_DQ5 AE24MEM_DQ6 AF24MEM_DQ7 AG23MEM_DQ8 AE29MEM_DQ9 AF29

MEM_DQ10 AG30MEM_DQ11 AG29MEM_DQ12 AH28MEM_DQ13 AJ28MEM_DQ14 AH27MEM_DQ15 AJ27MEM_DQ16 AE23MEM_DQ17 AG22MEM_DQ18 AF23MEM_DQ19 AF22MEM_DQ20 AE20MEM_DQ21 AG19MEM_DQ22 AF20MEM_DQ23 AF19MEM_DQ24 AH26MEM_DQ25 AJ26MEM_DQ26 AK26MEM_DQ27 AH25MEM_DQ28 AJ24MEM_DQ29 AH23MEM_DQ30 AJ23MEM_DQ31 AH22MEM_DQ32 AK14MEM_DQ33 AH14MEM_DQ34 AK13MEM_DQ35 AJ13MEM_DQ36 AJ11MEM_DQ37 AH11MEM_DQ38 AJ10MEM_DQ39 AH10MEM_DQ40 AE15MEM_DQ41 AF15MEM_DQ42 AG14MEM_DQ43 AE14MEM_DQ44 AE12MEM_DQ45 AF12MEM_DQ46 AG11MEM_DQ47 AE11MEM_DQ48 AJ9MEM_DQ49 AH9MEM_DQ50 AJ8MEM_DQ51 AK8MEM_DQ52 AH7MEM_DQ53 AJ6MEM_DQ54 AH6MEM_DQ55 AJ5MEM_DQ56 AG10MEM_DQ57 AF11MEM_DQ58 AF10MEM_DQ59 AE9MEM_DQ60 AG7MEM_DQ61 AF8MEM_DQ62 AF7MEM_DQ63 AE7

MEM_COMPP AH5MEM_COMPN AD30

MEM

_A I/

F

PART 3 OF 6

U80C


MEM

_A I/

F

PART 3 OF 6

U80C


1 2C747SCD1U16V

C747SCD1U16V

1 2R631 100R2FR631 100R2F

1 2R630 61D9R2FR630 61D9R2F

1 2C808SCD1U16V

C808SCD1U16V

1 2C828SCD1U16V

C828SCD1U16V

1 2R632 150R2FR632 150R2F

1 2R63433R2

R63433R2

1 2C748SCD1U16V

C748SCD1U16V

1 2C778SCD1U16V

C778SCD1U16V

1 2C831SCD1U16V

C831SCD1U16V

12

R2141KR2FR2141KR2F

1 2C781SCD1U16V

C781SCD1U16V

1 2R633 8K25R3FR633 8K25R3F

1 2R2170R0603-PAD

R2170R0603-PAD

1 2C823 SCD47U16V3ZYC823 SCD47U16V3ZY

1 2C802SCD1U16V

C802SCD1U16V

1 2C745SCD1U16V

C745SCD1U16V

1 2R211 61D9R2FR211 61D9R2F

12

C324SC1U10V3KXC324SC1U10V3KX

1 2C750SCD1U16V

C750SCD1U16V

1 2C776SCD1U16V

C776SCD1U16V

1 2

C832 SCD47U16V3ZYC832 SCD47U16V3ZY

1 2C799SCD1U16V

C799SCD1U16V

1 2C798SCD1U16V

C798SCD1U16V

1 2C775SCD1U16V

C775SCD1U16V

1 2C751SCD1U16V

C751SCD1U16V

1 2C771SCD1U16V

C771SCD1U16V

1 2C770SCD1U16V

C770SCD1U16V

12

R2091KR2R2091KR2

1 2C780SCD1U16V

C780SCD1U16V

1 2C806SCD1U16V

C806SCD1U16V

1 2R63633R2

R63633R2

1 2C829SCD1U16V

C829SCD1U16V

1 2C742SCD1U16V

C742SCD1U16V

1 2R620 10KR2R620 10KR2

12

R2101KR2R2101KR2

1 2C777SCD1U16V

C777SCD1U16V

1 2C779SCD1U16V

C779SCD1U16V

1 2C772SCD1U16V

C772SCD1U16V

1 2C800SCD1U16V

C800SCD1U16V

1 2C749SCD1U16V

C749SCD1U16V

GFX_RX0PD8GFX_RX0ND7GFX_RX1PD5GFX_RX1ND4GFX_RX2PE4GFX_RX2NF4GFX_RX3PG5GFX_RX3NG4GFX_RX4PH4GFX_RX4NJ4GFX_RX5PH5GFX_RX5NH6GFX_RX6PG1GFX_RX6NG2GFX_RX7PK5GFX_RX7NK4GFX_RX8PL4GFX_RX8NM4GFX_RX9PN5GFX_RX9NN4GFX_RX10PP4GFX_RX10NR4GFX_RX11PP5GFX_RX11NP6GFX_RX12PP2GFX_RX12NR2GFX_RX13PT5GFX_RX13NT4GFX_RX14PU4GFX_RX14NV4GFX_RX15PW1GFX_RX15NW2

GPP_RX0P/SB_RX2PAE1GPP_RX0N/SB_RX2NAE2

GPP_RX1P/SB_RX3PAB2GPP_RX1N/SB_RX3NAC2

GPP_RX2PAB5GPP_RX2NAB4

GPP_RX3PY4GPP_RX3NAA4

SB_RX0PAG1SB_RX0NAH1

SB_RX1PAC5SB_RX1NAC6

PCE_ISETAH3PCE_TXISETAJ3

PCE_PCAL AH2PCE_NCAL AJ2

SB_TX0P AF2SB_TX0N AG2

SB_TX1P AC4SB_TX1N AD4

GPP_TX0P/SB_TX2P AD2GPP_TX0N/SB_TX2N AD1

GPP_TX1P/SB_TX3P AA1GPP_TX1N/SB_TX3N AB1

GPP_TX2P Y5GPP_TX2N Y6

GPP_TX3P W5GPP_TX3N W4

GFX_TX0P A7GFX_TX0N B7GFX_TX1P B6GFX_TX1N B5GFX_TX2P A5GFX_TX2N A4GFX_TX3P B3GFX_TX3N B2GFX_TX4P C1GFX_TX4N D1GFX_TX5P D2GFX_TX5N E2GFX_TX6P F2GFX_TX6N F1GFX_TX7P H2GFX_TX7N J2GFX_TX8P J1GFX_TX8N K1GFX_TX9P K2GFX_TX9N L2

GFX_TX10P M2GFX_TX10N M1GFX_TX11P N1GFX_TX11N N2GFX_TX12P R1GFX_TX12N T1GFX_TX13P T2GFX_TX13N U2GFX_TX14P V2GFX_TX14N V1GFX_TX15P Y2GFX_TX15N AA2

PART 2 OF 6

PCIE

I/F

TO V

IDEO

PCIE I/F TO SB

PCIE I/F TO SLOT

U80B


PART 2 OF 6

PCIE

I/F

TO V

IDEO

PCIE I/F TO SB

PCIE I/F TO SLOT

U80B


1 2C803SCD1U16V

C803SCD1U16V

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

TXBCLK-

1D8VAVDDD1_S0

TXACLK+TXACLK-

HTTST_CLK

TXBCLK+

LVDDR18A_S0

DDC_DATA

LVDS_BLEN_NB

NB_SUS_STAT#

TESTMODE_NB

RS480_RST#

1D8VLPVDD_S0

LVDDR18D_S0

NB_SUS_STAT#

LVDS_DIGONLVDS_BLON

LCDVDD_ON

TXBOUT1-TXBOUT1+

TXBOUT2-TXBOUT3+

TXBOUT0+TXBOUT0-

TXBOUT2+

TXBOUT3-

TXAOUT0+TXAOUT0-

TXAOUT2-TXAOUT2+

TXAOUT3+

TXAOUT1-

TXAOUT3-

TXAOUT1+

RS480_RST#

NB_PWRGD

LVDS_DIGON

DFT_GPIO2

DFT_GPIO3

DFT_GPIO5DFT_GPIO4DFT_GPIO1

DFT_GPIO0

IRSET_NB

3D3VDDR_S0

LCDVDD_ON

TXACLK-TXACLK+

TXAOUT2+TXAOUT2-

TXAOUT1-TXAOUT1+

TXAOUT0-TXAOUT0+

TXBCLK-TXBCLK+

TXBOUT0+TXBOUT0-

TXBOUT1-TXBOUT1+

TXBOUT2-TXBOUT2+

RS480_CLKRS480_DAT

LVDS_BLON

NB_OSC_OUT

AVDDQ

1D8V_S0

AVDDQ

AVDD3D3V_S01D8V_S0

1D8V_S0

PLVDD

HTPVDD

3D3V_S01D8V_S0

3D3V_S5

3D3V_S5

VCC_CORE_S0

1D8V_S0

1D8V_S0

3D3V_S5

3D3V_S0

DDC_DATA 15

TMDS_UMA_HPD 15

UMA_CRT_DDC_C16UMA_CRT_DDC_D16

NBSRC_CLK 3NBSRC_CLK# 3

HTREF_CLK 3

SBLINK_CLK 3SBLINK_CLK# 3

UMA_R57UMA_G57UMA_B57

UMA_CRMA57UMA_LUMA57UMA_COMP57

ALLOW_LDTSTOP18

AG_RST# 49

BL_ON 34,49

NB_PWRGD39

CLK14_NB3

BMREQ#18

LPC_RST#18,34,37

ALL_PWROK39

LDT_STP#6,18

LCD_VDD_ON 17,54

LCD_TXACLK+ 17,54LCD_TXACLK- 17,54

LCD_TXAOUT2+ 17,54LCD_TXAOUT2- 17,54

LCD_TXAOUT1+ 17,54LCD_TXAOUT1- 17,54LCD_TXAOUT0+ 17,54LCD_TXAOUT0- 17,54

LCD_TXBOUT1+ 17,54LCD_TXBOUT1- 17,54

LCD_TXBCLK+ 17,54LCD_TXBCLK- 17,54



LDT_RST#6,18

UMA_HS16UMA_VS16

EDID_CLK17,49EDID_DAT17,49

RS480_CLK15

SB_OSC_INT21

GMODULE_RST# 34

Title


Date: Sheet of


Bolsena -1ATI-RS480M (3 of 4) LVDS CRT

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


DO NOT SUPPORT SIDEPORT MEMORYDO NOT SUPPORT SERIAL STRAP ROMDUMMY IT

Dummy when use DiscreteDummy when use Discrete

Dummy when use Discrete

Dummy when use Discrete

SB 0201

SC 0228

SC 0301

Place close the two resistor

SC 0307

SC 0308

SC 0308

SC 0308

SC 0308

SC 0308

SC 0310

1 2R1640R0603-PAD

R1640R0603-PAD

12

R58

915

0R2F

R58

915

0R2F

TP30TP30

12 C968SCD1U16V

C968SCD1U16V

12

C227

SC

2D2U

16V

5ZY

C227

SC

2D2U

16V

5ZY

12

C766

SCD

1U16

V

C766

SCD

1U16

V

214

3

RN106

SRN10KJ

RN106

SRN10KJ

12

C740

SC

10U

10V

5ZY

C740

SC

10U

10V

5ZY

12


12


12

1311

147

U22D

TSLCX08MTC-U

U22D

TSLCX08MTC-U

12

C226

SCD

1U16

V

C226

SCD

1U16

V

1 2R1880R0603-PAD

R1880R0603-PAD

12

C225

SCD

1U16

V

C225

SCD

1U16

V

12

C768

SC

10U

10V

5ZY

C768

SC

10U

10V

5ZY

12

C738

SC

1U10

V3Z

Y

C738

SC

1U10

V3Z

Y

1 2R59422R2

DY

R59422R2

DY

12

C769

SC

10U

10V

5ZY

DY

C769

SC

10U

10V

5ZY

DY

12

R73910KR2R73910KR2

12

R58

715

0R2F

R58

715

0R2F

12

R58

815

0R2F

R58

815

0R2F


12

R58

510

2R2F

R58

510

2R2F

AVDD1B27AVDD2C27AVSSN1D26AVSSN2D25AVDDDIC24AVSSDIB24

AVDDQE24AVSSQD24

CB25YA25COMPA24

REDC25GREENA26BLUEB26

DAC_VSYNCA11DAC_HSYNCB11RSETC26DAC_SCLE11DAC_SDAF11

PLLVDDA14PLLVSSB14

HTPVDDM23HTPVSSL23

SYSRESET#D14POWERGOODB15LDTSTOP#B12ALLOW_LDTSTOPC12SUS_STAT#AH4

VDDR3_1H13VDDR3_2H12

OSCINA13OSCOUTB13

TVCLKINB9

DFT_GPIO0/RSVF12DFT_GPIO1/RSVE13DFT_GPIO2/RSVD13

BMREQbF10I2C_CLKC10I2C_DATAC11THERMALDIODE_PAF4THERMALDIODE_NAE4

TXOUT_U0P D18TXOUT_U0N C18TXOUT_U1P B19TXOUT_U1N A19TXOUT_U2P D19TXOUT_U2N C19TXOUT_U3P D20TXOUT_U3N C20

TXOUT_L0P B16TXOUT_L0N A16TXOUT_L1P D16TXOUT_L1N C16TXOUT_L2P B17TXOUT_L2N A17TXOUT_L3P E17TXOUT_L3N D17

TXCLK_UP B20TXCLK_UN A20TXCLK_LP B18TXCLK_LN C17

LPVDD E18LPVSS F17

LVDDR18D E19LVDDR18A_1 G20LVDDR18A_2 H20

LVSSR1 G19LVSSR2 E20LVSSR3 F20LVSSR4 H18LVSSR5 G18LVSSR6 F19LVSSR7 H19LVSSR8 F18

LVDS_DIGON E14LVDS_BLON F14LVDS_BLEN F13

GFX_CLKP B8GFX_CLKN A8

HTTSTCLK P23HTREFCLK N23

SB_CLKP E8SB_CLKN E7

DFT_GPIO3/RSV C13DFT_GPIO4/RSV C14DFT_GPIO5/RSV C15

TMDS_HPD A10

STRP_DATA E10

DDC_DATA B10

TESTMODE E12

PART 4 OF 6

PM

CLOCKs

LVD

S

CR

T/TV

OU

TPL

L PW

R

MIS.

U80D


PART 4 OF 6

PM

CLOCKs

LVD

S

CR

T/TV

OU

TPL

L PW

R

MIS.

U80D


1 2R6100R0603-PAD

R6100R0603-PAD

TP29TP29

12

R16

510

2R2F

R16

510

2R2F


1 2R5840R0603-PAD

R5840R0603-PAD

12345

678

RN95 SRN0-1-URN95 SRN0-1-U

1 2R592

BLM11A121S

R592

BLM11A121S

12

R1874K7R2R1874K7R2

1

23

147

U22A

TSLCX08MTC-U

U22A

TSLCX08MTC-U

12

R6081KR2R6081KR2


12

R58

610

2R2F

R58

610

2R2F

1 2R591

BLM11A121S

R591

BLM11A121S

12


1 2R185

0R2-0

DY

R185

0R2-0

DY

12

R6354K7R2R6354K7R2

12345

678


12

43

RN107SRN0-2-URN107SRN0-2-U

1 2R590

BLM11A121S

R590

BLM11A121S

TP28TP28


TP22TP22

12

C251DUMMY-C3C251DUMMY-C3


1 2R163634R3FR163634R3F

1 2R6070R2-0

R6070R2-0

12 R1840R2-0

R1840R2-0

12345

678


12

R186DUMMY-R2R186DUMMY-R2

1 2R593

BLM11A121S

R593

BLM11A121S


12


12

C717

SCD

1U16

V

C717

SCD

1U16

V


1 2R1830R2-0

DYR183

0R2-0

DY

12

C739

SC

1U10

V3Z

Y

C739

SC

1U10

V3Z

Y


1 2R19610KR2

R19610KR2

12

C767

SCD

1U16

V

C767

SCD

1U16

V

12345

678


1 2R609

150R5FR609

150R5F

12

R7590R2-0DY

R7590R2-0DY

1 2R15933R2

R15933R2

12

C741

SC

2D2U

16V

5ZY

C741

SC

2D2U

16V

5ZY

4

56

147

U22B

TSLCX08MTC-U

U22B

TSLCX08MTC-U

12

C737

SC

1U10

V3Z

Y

C737

SC

1U10

V3Z

Y

1 2R595 10KR2R595 10KR2

12

C765

SCD

1U16

V

C765

SCD

1U16

V

1 2R76033R2

R76033R2

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

VDDA12_13

VDDA18_13

VDDA12_13

VSSA22

VDDA18_13

VSSA59

VSS30

VDDHT30

VDDHT31

VSS89

1D8VDD_S0

VDDHT31VDDHT30

VS

SA

22

VS

SA

59

VS

S89

VS

S30

1D2V_VDDA_RS480_S0

1D2V_S0

1D8V_S01D8V_VDDA

1D2V_S0

1D2V_S0

1D8V_S0

1D8V_S0

1D2V_S0

3D3V_S0

Title


Date: Sheet of


Bolsena -1ATI-RS480M (4 of 4) PWR, GND

A3


Title


Date: Sheet of



A3


Title


Date: Sheet of



A3


SB 0127

12


12

C288

SC

1U10

V3K

X

C288

SC

1U10

V3K

X

12


12


VS

S1

G10

VS

S2

G12

VS

S3

AD

29V

SS

4A

D27

VS

S5

AC

27V

SS

6G

15V

SS

7G

14V

SS

8Y

24V

SS

9G

13V

SS

10E

9V

SS

11D

15V

SS

12D

9V

SS

13A

D9

VS

S14

G11

VS

S15

F16

VS

S16

G30

VS

S17

AB

28V

SS

18A

B25

VS

S19

D12

VS

S20

AD

24V

SS

21A

A28

VS

S22

G17

VS

S23

Y23

VS

S24

AC

9V

SS

25R

19V

SS

26Y

27V

SS

27C

28V

SS

28G

16V

SS

29F2

5V

SS

30B

30V

SS

31T2

4V

SS

32F2

6V

SS

33W

27V

SS

34D

11V

SS

35H

11V

SS

36A

D25

VS

S37

H17

VS

S38

H10

VS

S39

H16

VS

S40

H14

VS

S41

E16

VS

S42

D10

VS

S43

E15

VS

S44

F15

VS

S45

U15

VS

S46

V14

VS

S47

R15

VS

S48

T14

VS

S49

N15

VS

S50

V12

VS

S51

N13

VS

S52

P14

VS

S53

U17

VS

S54

T16

VS

S55

R17

VS

S56

P12

VS

S57

T12

VS

S58

R13

VS

S59

W13

VS

S60

W17

VS

S61

P18

VS

S62

V18

VS

S63

M18

VS

S64

U13

VS

S65

N17

VS

S66

W15

VS

S67

V16

VS

S68

T18

VS

S69

M14

VS

S70

M12

VS

S71

M16

VS

S72

P16

VS

S73

U19

VS

S74

AC

16V

SS

75A

G18

VS

S76

AC

23V

SS

77A

D8

VS

S78

AD

11V

SS

79A

D13

VS

S80

AD

16V

SS

81A

D19

VS

S82

AD

23V

SS

83A

G5

VS

S84

AG

6V

SS

85A

G21

VS

S86

AD

17V

SS

87A

G15

VS

S88

AG

12V

SS

89A

F30

VS

S90

AG

24V

SS

91A

G9

VS

S92

AC

19V

SS

93A

G27

VS

S94

AC

11V

SS

95A

D7

VS

S96

AJ3

0V

SS

97A

C21

VS

S98

AK

5V

SS

99A

K10

VS

S10

0A

C13

VS

S10

1A

D21

VS

S10

2A

K22

VS

S10

3A

K29

VS

S10

4W

19V

SS

105

AE

26V

SS

106

AE

27

VS

S10

7T2

7V

SS

108

R27

VS

S10

9A

D28

VS

S11

0F2

4V

SS

111

F27

VS

S11

2G

28

VS

SA

1R

5V

SS

A2

AE

5V

SS

A3

V5

VS

SA

4N

3V

SS

A5

F7V

SS

A6

F5V

SS

A7

R3

VS

SA

8A

A6

VS

SA

9T3

VS

SA

10M

6V

SS

A11

C5

VS

SA

12F8

VS

SA

13M

8V

SS

A14

Y8

VS

SA

15V

3V

SS

A16

C3

VS

SA

17W

3V

SS

A18

K8

VS

SA

19D

3V

SS

A20

C6

VS

SA

21A

A3

VS

SA

22A

Dummy when 'USE EZ4' Dummy when 'NO EZ4' Bolsena...

Documents

Transcript of Dummy when 'USE EZ4' Dummy when 'NO EZ4' Bolsena...