Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor...
-
Upload
georgina-hawkins -
Category
Documents
-
view
219 -
download
4
Transcript of Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor...
![Page 1: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/1.jpg)
Diploma ProjectDiploma Project
Real Time Motion Estimation on Real Time Motion Estimation on HDTV Video Streams HDTV Video Streams
(using the Xilinx FPGA) (using the Xilinx FPGA)
Supervisor :Averena L.I.Supervisor :Averena L.I.StudentStudent :Das Samarjit:Das Samarjit
![Page 2: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/2.jpg)
IntroductionIntroductionIn this project I estimate the motion on HDTV video stream using the fastest motion estimation Algorithm with the FPGA of Xilinx Technology.I also implemented the motion estimation Algorithm to compensate the video frame to achieve better quality with lowest power consumption and flexible platform.Finally I generated the VHDL code for the Data processing unit for it to be implemented inside the FPGA architecture to obtain optimum performance.
![Page 3: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/3.jpg)
Motion Estimation AlgorithmMotion Estimation Algorithm
Frame differencing method.Frame differencing method.Vector quantization methodVector quantization method
![Page 4: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/4.jpg)
Hybrid Video EncodingHybrid Video Encoding
SimplifiedSimplified MPEG-1 EncoderMPEG-1 Encoder
![Page 5: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/5.jpg)
Hybrid Video DecodingHybrid Video Decoding
Simplified MPEG-1 DecoderSimplified MPEG-1 Decoder
![Page 6: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/6.jpg)
Motion EstimationMotion Estimation(Dominant Algorithm(Dominant Algorithm))
Computational Power Distribution (for HDTV Tools)Computational Power Distribution (for HDTV Tools)
![Page 7: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/7.jpg)
Principals of Block Matching Principals of Block Matching Motion EstimationMotion Estimation
Block Matching AlgorithmBlock Matching Algorithm
![Page 8: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/8.jpg)
Block Matching Process-iBlock Matching Process-i
![Page 9: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/9.jpg)
Block Matching Process-iiBlock Matching Process-ii
Block Matching AlgorithmBlock Matching Algorithm
![Page 10: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/10.jpg)
Classification of Motion Classification of Motion EstimationEstimation
Gradient Based Motion Estimation(For Gradient Based Motion Estimation(For Image sequence analysis).Image sequence analysis).
Pel-Recursive Motion Estimation(For Pel-Recursive Motion Estimation(For Image Sequence coding).Image Sequence coding).
Block Matching Motion estimation(Best Block Matching Motion estimation(Best used for Video frame sequence coding).used for Video frame sequence coding).
Frequency Domain Motion estimation (For Frequency Domain Motion estimation (For video Encryption)video Encryption)
![Page 11: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/11.jpg)
The Search AlgorithmThe Search Algorithm
![Page 12: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/12.jpg)
The Tree step search AlgorithmThe Tree step search Algorithm
![Page 13: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/13.jpg)
The 2-D Logarithmic search The 2-D Logarithmic search AlgorithmAlgorithm
![Page 14: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/14.jpg)
Hexagonal Based search AlgorithmHexagonal Based search Algorithm
![Page 15: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/15.jpg)
Motion Estimation Process in Motion Estimation Process in H.264/AVCH.264/AVC
A Fast Integer Pel search to estimate the A Fast Integer Pel search to estimate the motion vector.motion vector.
A fractional pel search to determine the A fractional pel search to determine the motion vector to a higher accuracy.motion vector to a higher accuracy.
![Page 16: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/16.jpg)
Block Diagram of H.264/AVC Block Diagram of H.264/AVC encoderencoder
![Page 17: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/17.jpg)
Motion Compensation with small Motion Compensation with small block sizeblock size
![Page 18: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/18.jpg)
¼ Pixel accurate motion ¼ Pixel accurate motion compensationcompensation
![Page 19: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/19.jpg)
Multiple Reference Picture Multiple Reference Picture motion compensationmotion compensation
![Page 20: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/20.jpg)
Review of reconfigurable array Review of reconfigurable array architecturearchitecture
![Page 21: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/21.jpg)
The Reconfigurable instruction The Reconfigurable instruction cell array architecture (RICA)cell array architecture (RICA)
![Page 22: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/22.jpg)
Design Flow for Algorithm Design Flow for Algorithm implimentation on (RICA)implimentation on (RICA)
![Page 23: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/23.jpg)
Flex WAFE Architecture with FIR Flex WAFE Architecture with FIR Filter DPUFilter DPU
Data stream communicators component Data stream communicators component (LMCs).(LMCs).
Data stream processor component Data stream processor component (DPUs).(DPUs).
Image Algorithm Dependent Global control Image Algorithm Dependent Global control (AC).(AC).
![Page 24: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/24.jpg)
Flex WAFE Architecture with FIR Flex WAFE Architecture with FIR Filter DPUFilter DPU
![Page 25: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/25.jpg)
Flex WAFE Architecture building Flex WAFE Architecture building blockblock
LMC (here data is transferred reorganised LMC (here data is transferred reorganised and stored ).and stored ).
DPU (It processes the data stream DPU (It processes the data stream provided by the LMC).provided by the LMC).
AC (It reacts to the DPU and LMC via AC (It reacts to the DPU and LMC via point to point connection to control the point to point connection to control the algorithm.algorithm.
![Page 26: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/26.jpg)
Comparison between DCT and Comparison between DCT and DWT.DWT.
Performance comparison of ZTE Wavelet coderPerformance comparison of ZTE Wavelet coder
![Page 27: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/27.jpg)
Compression Performance with Compression Performance with respect of human visual system respect of human visual system
HVSHVS
AA BB cc
![Page 28: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/28.jpg)
Test image ROI encodingTest image ROI encoding
A test image used to demonstrate the advantages of ROI A test image used to demonstrate the advantages of ROI codingcoding
![Page 29: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/29.jpg)
Implementation to FPGAImplementation to FPGA
![Page 30: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/30.jpg)
Compairing resources of a FPGA used DCT & Compairing resources of a FPGA used DCT & DWT.DWT.
(a) Xilinx virtex E-Series(a) Xilinx virtex E-Series
(b) Altera’s Apex 20KE series(b) Altera’s Apex 20KE series
No. of CLB used vs. Compression technique
0
1000
2000
3000
4000
DCT DWT
Compression technique
No
. of
CL
B u
sed
No. of CLB used
No. of LE used vs. Compression technique
0
2000
4000
6000
8000
DCT DWT
Compression technique
No
. of
LE
use
d
No. of LE used
(a) (b)
![Page 31: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/31.jpg)
Implimentation of Fast DCT&IDCT Implimentation of Fast DCT&IDCT algorithm using various FPGAalgorithm using various FPGA
![Page 32: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/32.jpg)
Implementation on Xilinx FPGAImplementation on Xilinx FPGA
![Page 33: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/33.jpg)
Performance of Xilinx FPGAPerformance of Xilinx FPGA
![Page 34: Diploma Project Real Time Motion Estimation on HDTV Video Streams (using the Xilinx FPGA) Supervisor :Averena L.I. Student:Das Samarjit.](https://reader035.fdocuments.in/reader035/viewer/2022062517/56649f005503460f94c16bc1/html5/thumbnails/34.jpg)
Overall ResultOverall Result Observing the result graph we depict that only Xilinx’s Observing the result graph we depict that only Xilinx’s
FPGA is able to process twice the rate required by the FPGA is able to process twice the rate required by the HDTV video stream – which is a remarkable HDTV video stream – which is a remarkable achievement.achievement.
By implementing a very fast DCT algorithm in Xilinx By implementing a very fast DCT algorithm in Xilinx FPGA, I am able to process HDTV frames at a higher FPGA, I am able to process HDTV frames at a higher raterate
So by implementing a very fast DCT algorithm (using the So by implementing a very fast DCT algorithm (using the selected xilinx FPGA) I encrypt therefore encode the selected xilinx FPGA) I encrypt therefore encode the static image of video frame and then I implement the static image of video frame and then I implement the motion estimation algorithm to compensate the video motion estimation algorithm to compensate the video frame to achieve better quality with lowest power frame to achieve better quality with lowest power consumption and time – therefore estimate the motion consumption and time – therefore estimate the motion estimation on HDTV video streams in the real time using estimation on HDTV video streams in the real time using the Xilinx FPGA technology.the Xilinx FPGA technology.