Digital Integrated Circuits A Design Perspective
-
Upload
clinton-mcneil -
Category
Documents
-
view
37 -
download
0
description
Transcript of Digital Integrated Circuits A Design Perspective
![Page 1: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/1.jpg)
EE1411
© Digital Integrated Circuits2nd Manufacturing
Digital Integrated Digital Integrated CircuitsCircuitsA Design PerspectiveA Design Perspective
ManufacturingManufacturingProcessProcess
Jan M. RabaeyAnantha ChandrakasanBorivoje Nikolic
July 30, 2002
![Page 2: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/2.jpg)
EE1412
© Digital Integrated Circuits2nd Manufacturing
CMOS ProcessCMOS Process
![Page 3: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/3.jpg)
EE1413
© Digital Integrated Circuits2nd Manufacturing
A Modern CMOS ProcessA Modern CMOS Process
p-well n-well
p+
p-epi
SiO2
AlCu
poly
n+
SiO2
p+
gate-oxide
Tungsten
TiSi2
Dual-Well Trench-Isolated CMOS ProcessDual-Well Trench-Isolated CMOS Process
![Page 4: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/4.jpg)
EE1414
© Digital Integrated Circuits2nd Manufacturing
Circuit Under DesignCircuit Under Design
VDD VDD
VinVout
M1
M2
M3
M4
Vout2
![Page 5: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/5.jpg)
EE1415
© Digital Integrated Circuits2nd Manufacturing
Its Layout ViewIts Layout View
![Page 6: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/6.jpg)
EE1416
© Digital Integrated Circuits2nd Manufacturing
The Manufacturing ProcessThe Manufacturing Process
For a great tour through the IC manufacturing process and its different steps, checkhttp://www.fullman.com/semiconductors/semiconductors.html
![Page 7: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/7.jpg)
EE1417
© Digital Integrated Circuits2nd Manufacturing
oxidation
opticalmask
processstep
photoresist coatingphotoresistremoval (ashing)
spin, rinse, dryacid etch
photoresist
stepper exposure
development
Typical operations in a single photolithographic cycle (from [Fullman]).
Photo-Lithographic ProcessPhoto-Lithographic Process
![Page 8: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/8.jpg)
EE1418
© Digital Integrated Circuits2nd Manufacturing
Patterning of SiO2Patterning of SiO2
Si-substrate
Si-substrate Si-substrate
(a) Silicon base material
(b) After oxidation and depositionof negative photoresist
(c) Stepper exposure
PhotoresistSiO2
UV-light
Patternedoptical mask
Exposed resist
SiO2
Si-substrate
Si-substrate
Si-substrate
SiO2
SiO2
(d) After development and etching of resist,chemical or plasma etch of SiO2
(e) After etching
(f) Final result after removal of resist
Hardened resist
Hardened resist
Chemical or plasmaetch
![Page 9: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/9.jpg)
EE1419
© Digital Integrated Circuits2nd Manufacturing
CMOS Process at a GlanceCMOS Process at a GlanceDefine active areasEtch and fill trenches
Implant well regions
Deposit and patternpolysilicon layer
Implant source and drainregions and substrate contacts
Create contact and via windowsDeposit and pattern metal layers
![Page 10: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/10.jpg)
EE14110
© Digital Integrated Circuits2nd Manufacturing
CMOS Process Walk-ThroughCMOS Process Walk-Through
p+
p-epi (a) Base material: p+ substrate with p-epi layer
p+
(c) After plasma etch of insulatingtrenches using the inverse of the active area mask
p+
p-epiSiO2
3SiN
4
(b) After deposition of gate-oxide andsacrificial nitride (acts as abuffer layer)
![Page 11: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/11.jpg)
EE14111
© Digital Integrated Circuits2nd Manufacturing
CMOS Process Walk-ThroughCMOS Process Walk-ThroughSiO2
(d) After trench filling, CMP planarization, and removal of sacrificial nitride
(e) After n-well and VTp adjust implants
n
(f) After p-well andVTn adjust implants
p
![Page 12: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/12.jpg)
EE14112
© Digital Integrated Circuits2nd Manufacturing
CMOS Process Walk-ThroughCMOS Process Walk-Through
(g) After polysilicon depositionand etch
poly(silicon)
(h) After n+ source/drain andp+ source/drain implants. These
p+n+
steps also dope the polysilicon.
(i) After deposition of SiO2insulator and contact hole etch.
SiO2
![Page 13: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/13.jpg)
EE14113
© Digital Integrated Circuits2nd Manufacturing
CMOS Process Walk-ThroughCMOS Process Walk-Through
(j) After deposition and patterning of first Al layer.
Al
(k) After deposition of SiO2insulator, etching of via’s,
deposition and patterning ofsecond layer of Al.
AlSiO2
![Page 14: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/14.jpg)
EE14114
© Digital Integrated Circuits2nd Manufacturing
Advanced MetallizationAdvanced Metallization
![Page 15: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/15.jpg)
EE14115
© Digital Integrated Circuits2nd Manufacturing
Advanced MetallizationAdvanced Metallization
![Page 16: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/16.jpg)
EE14116
© Digital Integrated Circuits2nd Manufacturing
Design RulesDesign Rules
![Page 17: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/17.jpg)
EE14117
© Digital Integrated Circuits2nd Manufacturing
3D Perspective3D Perspective
Polysilicon Aluminum
![Page 18: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/18.jpg)
EE14118
© Digital Integrated Circuits2nd Manufacturing
Design RulesDesign Rules
Interface between designer and process engineer
Guidelines for constructing process masks Unit dimension: Minimum line width
scalable design rules: lambda parameter absolute dimensions (micron rules)
![Page 19: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/19.jpg)
EE14119
© Digital Integrated Circuits2nd Manufacturing
CMOS Process LayersCMOS Process Layers
Layer
Polysilicon
Metal1
Metal2
Contact To Poly
Contact To Diffusion
Via
Well (p,n)
Active Area (n+,p+)
Color Representation
Yellow
Green
Red
Blue
Magenta
Black
Black
Black
Select (p+,n+) Green
![Page 20: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/20.jpg)
EE14120
© Digital Integrated Circuits2nd Manufacturing
Layers in 0.25 Layers in 0.25 m CMOS processm CMOS process
![Page 21: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/21.jpg)
EE14121
© Digital Integrated Circuits2nd Manufacturing
Intra-Layer Design RulesIntra-Layer Design Rules
Metal24
3
10
90
Well
Active3
3
Polysilicon
2
2
Different PotentialSame Potential
Metal13
3
2
Contactor Via
Select
2
or6
2Hole
![Page 22: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/22.jpg)
EE14122
© Digital Integrated Circuits2nd Manufacturing
Transistor LayoutTransistor Layout
1
2
5
3
Tra
nsis
tor
![Page 23: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/23.jpg)
EE14123
© Digital Integrated Circuits2nd Manufacturing
Vias and ContactsVias and Contacts
1
2
1
Via
Metal toPoly ContactMetal to
Active Contact
1
2
5
4
3 2
2
![Page 24: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/24.jpg)
EE14124
© Digital Integrated Circuits2nd Manufacturing
Select LayerSelect Layer
1
3 3
2
2
2
WellSubstrate
Select3
5
![Page 25: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/25.jpg)
EE14125
© Digital Integrated Circuits2nd Manufacturing
CMOS Inverter LayoutCMOS Inverter Layout
A A’
np-substrate Field
Oxidep+n+
In
Out
GND VDD
(a) Layout
(b) Cross-Section along A-A’
A A’
![Page 26: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/26.jpg)
EE14126
© Digital Integrated Circuits2nd Manufacturing
Layout EditorLayout Editor
![Page 27: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/27.jpg)
EE14127
© Digital Integrated Circuits2nd Manufacturing
Design Rule CheckerDesign Rule Checker
poly_not_fet to all_diff minimum spacing = 0.14 um.
![Page 28: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/28.jpg)
EE14128
© Digital Integrated Circuits2nd Manufacturing
Sticks DiagramSticks Diagram
1
3
In Out
VDD
GND
Stick diagram of inverter
• Dimensionless layout entities• Only topology is important• Final layout generated by “compaction” program
![Page 29: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/29.jpg)
EE14129
© Digital Integrated Circuits2nd Manufacturing
PackagingPackaging
![Page 30: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/30.jpg)
EE14130
© Digital Integrated Circuits2nd Manufacturing
Packaging RequirementsPackaging Requirements
Electrical: Low parasitics Mechanical: Reliable and robust Thermal: Efficient heat removal Economical: Cheap
![Page 31: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/31.jpg)
EE14131
© Digital Integrated Circuits2nd Manufacturing
Bonding TechniquesBonding Techniques
Lead Frame
Substrate
Die
Pad
Wire Bonding
![Page 32: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/32.jpg)
EE14132
© Digital Integrated Circuits2nd Manufacturing
Tape-Automated Bonding (TAB)Tape-Automated Bonding (TAB)
(a) Polymer Tape with imprinted
(b) Die attachment using solder bumps.
wiring pattern.
Substrate
Die
Solder BumpFilm + Pattern
Sprockethole
Polymer film
Leadframe
Testpads
![Page 33: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/33.jpg)
EE14133
© Digital Integrated Circuits2nd Manufacturing
Flip-Chip BondingFlip-Chip Bonding
Solder bumps
Substrate
Die
Interconnect
layers
![Page 34: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/34.jpg)
EE14134
© Digital Integrated Circuits2nd Manufacturing
Package-to-Board InterconnectPackage-to-Board Interconnect
(a) Through-Hole Mounting (b) Surface Mount
![Page 35: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/35.jpg)
EE14135
© Digital Integrated Circuits2nd Manufacturing
Package TypesPackage Types
![Page 36: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/36.jpg)
EE14136
© Digital Integrated Circuits2nd Manufacturing
Package ParametersPackage Parameters
![Page 37: Digital Integrated Circuits A Design Perspective](https://reader036.fdocuments.in/reader036/viewer/2022062422/56812bd8550346895d9047e0/html5/thumbnails/37.jpg)
EE14137
© Digital Integrated Circuits2nd Manufacturing
Multi-Chip ModulesMulti-Chip Modules