Digital Intarface Line Transceiver XRT6164
-
Upload
felippe-canato -
Category
Documents
-
view
214 -
download
0
Transcript of Digital Intarface Line Transceiver XRT6164
-
7/30/2019 Digital Intarface Line Transceiver XRT6164
1/10
EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 (510) 668-7000 FAX (510) 668-7017
Rev. 4.0.0
XRT6164Digital Line Interface Transceiver
February 2007
FEATURES
z Single 5V Supply
z CCITT G.703 Comp at ibl e When Used Wit h
Either XR-T6165 or XR-T6166
z Low Powe r
z TTL Compat ib le Digi ta l Input s and Out put s
z Links Remot e Equipment at Dist ances up t o
500 Met ers Wit hout Equal izat ion
z Receive Data Comparat or Threshold St orage
Provi des Ping-Pong Operat ion Capabil i t y
z Loss of Signal Alarm
z Dual Mat ched Driver Output s
ORDERING INFORMATION
Operating
Part No. Package Temperature Range
XRT6164CP 16-Lead 300 Mi l PDIP 0C t o +70C
XRT6164CD 16-Lead 300 Mi l JEDEC SOIC 0C t o +70C
APPLICATIONS
z Dat a Adaption Unit (DAU)
z General Purpose TTL Compat ib le Line Inter -
face
GENERAL DESCRIPTION
The XRT6164 is a CMOS analog chip int ended f or general purpose l ine int erf ace appl icat ions at b i t rat es up t o
1.544Mbps (T1). It contains both receive and tr ansmit circuit ry in a 16-pin dual-in-l ine plast ic package. The receiver
is designed for short l ine appl icat ions having a cable loss up t o 10dB measured at t he hal f b i t rat e. The t ransmit t erhas open collector l ine driver out puts that are capable of handling up to 40mA. When used in conjunct ion wit h either
XRT6165 or XRT6166, t he chip set p rovi des a 64Kbps codirect ional i nt erf ace as specif ied in CCITT G.703.
-
7/30/2019 Digital Intarface Line Transceiver XRT6164
2/10
XRT6164
2
Rev. 4.0.0
Block DIagram
Figure 1. XRT6164 Block Diagram
PEAK CAP
RX+I/P
RX-I/P
TCM CON
VCC
A
GNDA
TX+I/P
TX-I/P
VCC
D
GNDD
14
16
1
15
11
6
9
7
PeakDetector
S + R12
S - R
RX ALARM
TCMControl
TX + O/P10
TX - O/P8
I/P BIAS
TTLBuffer
Positive
DataComparator
NegativeData
Comparator
TTLBuffer
TTLBuffer
5
3
13
4
Bias 2
OpenCollector
Driver
OpenCollector
Driver
ThresholdGenerator
-
7/30/2019 Digital Intarface Line Transceiver XRT6164
3/10
XRT6164
3
Rev. 4.0.0
PIN CONFIGURATION
16 Lead PDIP (0.300) 16 Lead SOIC (Jedec, 0.300)
PIN DESCRIPTIONPin# Symbol Type Descr ipt ion
1 RX-I/ P I Receiver Negative Bipolar Input. Line analog input .
2 I/ P BIAS O Receive Input Bias. Connects to center t ap of input t r ansform er secondary winding.
3 RX ALARM O Loss of Signal Alarm. Act ive low.
4 G N D A Analog Ground.
5 S- R O Receive Negative Data Output. Output f rom negat ive bipolar input pulses (act ive low) .
6 TX-I/ P I Transmit Negat ive Input Data. Input for negat ive output dr iver (act ive high) .
7 G N D D Digit al Ground.
8 TX-O/ P O Transmit Negati ve Output Driver. Open col lector , d r ives output t r ansform er pr imary.
9 V CCD +5V +/-5% Digit al Suppl y.
1 0 TX+O/ P O Transmit Posit ive Output Dri ver. Open col lector , d r ives output t r ansform er pr imary.
1 1 TX+I/ P I Transmit Posit ive Input Data. Input for posi t ive output dr iver (act ive high) .
1 2 S+ R O Receive Posit ive Data Output . Output f rom posi t ive bipolar input pulses (act ive low) .
1 3 V CCA +5V +/ -5% Analog Supply .
1 4 P EA K C A P Peak Detector Capacit or. Stor es peak det ector vol tage.
1 5 TCM CON I Time Compression Multiplex Control. When act ive, d isconnects peak detect or charge
and discharge paths (act ive l ow) .
1 6 RX+I/ P I Receiver Positive Bipolar Input. Line analog input .
-
7/30/2019 Digital Intarface Line Transceiver XRT6164
4/10
XRT6164
4
Rev. 4.0.0
ELECTRICAL CHARACTERISTICS
Test Condit ions: V CC = 5V +/ - 5%, T A = 25C, Unless Otherwise Specified
Par amet er s Min. Typ. Max. Unit s Condi t ionsDC Electrical Characteristics
Supply Vol t age 4. 75 5 5. 25 V
Analog Supply Current 4 8 m A
Digi tal Supply Current 13 20 m A
Receiver
Input Signal 1 2. 2 V p Measured f rom Pins 1 or 16 w i t h Respect t o Pin 2
Dynam i c Range 1 0 d B Maxim um Cabl e Loss Range
Input Im pedance 2 0 k Measured Between Pins 1 and 16
Input Sl i cing Threshold 5 0 % Per cent of Peak Input Signal Am pl i t ude
Input Bias Voltage 1.45 V Measured at Pin 2
Loss of Signal Alarm Threshold 1 5 0 m Vp Measur ed f r om Pins 1 or 16 w i t h Respect t o Pin 2
Loss of Signal Alarm Level +/ -1.5 d B Di f f erence Bet w een Alar m -on and Alar m -of fHyst er esi s Leve l s
Peak Det ect or Leakage - 80 A
Data Output Low 0.4 V Me asu r ed at Pi ns 5 or 12 , I OUT = +1 . 6m A
Data Output High 3.6 V Me asu r ed at Pi ns 5 or 12 , I OUT = - 40A
Alarm Output Low 0.4 V Me asu re d at Pi n 3; I OUT = +1. 6m A
Alarm Output High V CC - V Me asu re d at Pi n 3; I OUT = - 40A
0. 5
TCM Input Low Voltage 0.8 V Me asu re d a t Pi n 1 5; I IN Mi n = -500A, I IN Max =
+5A
Transmitter
Input Low Vol t age 0. 8 V Measur ed at Pins 6, 11; I IN = -700A
Input High Vol t age 2. 2 V Measured at Pins 6, 11; I IN = +5A
Output Low Vol tage 1 V Me asu r ed at Pi ns 8 , 10 ; I OUT = - 40 mA
Out put Low Cur rent 4 0 m A Measured at Pins 8, 10; V OUT = 1V
Output Leakage Current -100 A Measu r ed at P ins 8 , 10; V OU T = 10V Ou t pu t s i n
off stat e
AC Electrical Characteristics
Receiver
Input Level 1 2. 2 V p Pin 1, 16 w i t h Respect t o Pin 2 1
Output Rise Time 50 n s Pi ns 5 , 12 ; C L = 1 5p F, 1 0% t o 90 %
Out put Fal l Tim e 5 0 n s Pins 5, 12; C L =15pF, 90% t o 10%
Notes:
1. Higher input volt ages are possibl e if a resist ive input att enuat or is used.Bold f ace parameter sare covered by producti on test and guaranteed over operat ing temperature range.
-
7/30/2019 Digital Intarface Line Transceiver XRT6164
5/10
XRT6164
5
Rev. 4.0.0
ELECTRICAL CHARACTERISTIC (CONT D)
Paramet ers Min. Typ. Max. Unit s Condi t ions
AC Elect ri cal Character isti cs (Cont d)
Transmitter
Output Rise Time 50 n s Pins 8 , 10; R L = 130, C L = 15pF, 10% to 90%
Output Fal l Time 50 n s Pins 8 , 10; R L = 130, C L = 15pF, 90% to 10%
Rising Edge Delay 100 n s Pins 8 , 10; R L = 130, C L = 15pF, 50% to 50%
(I/ P to O/ P)
Fal l ing Edge Delay 100 ns Pins 8 , 10 ; R L = 130, C L = 15pF, 50% to 50%
(I/ P to O/ P)
Notes:
Bold f ace parameter sare covered by product ion t est and guarant eed over operati ng t emperatur e range.
Specif icat ions are subject t o change wit hout not ice
ABSOLUTE MAXIMUM RATINGS
Supply Voltage 20V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Storage Temperature -65 C to +150C . . . . . . .. . . . .
Magnetic Supplier Information:PulseTelecom Product Group
P.O. Box 12235San Diego, CA 92112
Tel. (619) 674-8100Fax. (619) 674-8262
Transpower Technologies, Inc.
24 Highway 28, Suite 202Crystal Bay, NV 894020187
Tel. (702) 8310140Fax. (702) 8313521
-
7/30/2019 Digital Intarface Line Transceiver XRT6164
6/10
XRT6164
6
Rev. 4.0.0
SYSTEM DESCRIPTION
The XRT6164 is a general pur pose l ine int erf ace chip
t hat cont ains t he receive and t ransmit ci rcui tr y neces-
sary t o convert TTL logic levels to a bipolar signal bot h
t o and f rom a t wis ted pa i r cab le .
Receiver
The XRT6164 receiver section converts a balanced
bipolar signal that has been att enuated and dist ort ed
by up t o 10dB of t wis ted pa i r cab le to act ive- low TTL
compatib le logic levels.
The cable is t ransform er coupled to t he receiver diff er-
ent ial i nput s (RX+IP, RX-IP) which ar e biased th rough
t he input t ransform er secondary winding by a vol t agegenerated on-chip ( I / P BIAS). The bipolar r eceive
signal is applied t o a peak det ector, and to a pair of dat a
comparators. The peak detector output vo l tage
charges an external capaci tor connected to PEAK
CAP. This vol tage generates a data comp arator bias
level t hat is approximately 50% of t he peak input pulse
ampl i t ude. Thus, dat a sl ic ing is automat ical ly accom-
p l ished a t t he opt imum leve l over the f u l l cab le loss
range. TTL compatib le output stages buffer the re-
ceiver dig i ta l output s (S+R, S-R) and provide act ive
low signals corresponding t o received posi t ive and
negati ve input pul ses.
Loss of input signal is det ect ed by a comparator t hat
monit ors input signal level. An active-low TTL compat -
ible logic level (RX ALARM) indicates signal loss.
Comparator hyst eresis prevent s chatt er on this output .
Ping-pong operation is made possible by the t ime
compression mult ip lex control input (TCM CON). A
logic 0 applied t o t his pin during tr ansmission st ores the
peak detector output vo l tage by d isconnect ing t he
peak det ect or st orage capacit or charge and discharge
paths. Since t he receive dat a comparator bias vol t age
is s tored dur ing t ransmi t mode, i t i s immedia te lyavai lable when r eceive mode resumes.
Transmitter
The XRT6164 t ransmi t te r sect ion conta ins two
mat ched open collector output drivers t hat are capable
of driving the l ine tr ansform er directly wi t h a current up
t o 40mA. The transmit t er output dr ivers include diode
clamps to ensure non-saturat ing operation. Transmit -
t er d ig i ta l input s, w hich are act i ve-high, are TTL com-
pati ble. External resist ors are used betw een the t rans-
mit ter out puts and the output tr ansformer prim ary to set
the output pulse ampl i tude.
APPLICATION INFORMATION
Figure 2shows a general l ine dr iver appl icat ion circui t
using the XRT6164. This device converts bipolar
t ransmi t and rece ive s igna ls in the 64Kbps to
1.544Mbps range to act ive- low TTL compat ib le l ogic
levels.
Bipolar signals that have been attenuated and dis-
t ort ed by t wisted pair cable are t ransform er-coupled to
t he l ine side of t he XRT6164 as shown on t he lef t side
of Figure 2. Suggest ed t ransform ers for bot h t he inputand out put appl icat ions are t he Pulse t ypes PE-65535
or TTI7147 for 64Kbps use and the PE-65835 for
1.544Mbps appli cat ions.
The r ight side of Figure 2shows the TTL compatib l e
digi ta l inputs and outputs. Please refer to the pin
descr ipt ion section of th is data sheet for detai led
inform ation about each signal .
-
7/30/2019 Digital Intarface Line Transceiver XRT6164
7/10
XRT6164
7
Rev. 4.0.0
Figure 2. XRT6164 Line Driver Application
XRT6164
-
7/30/2019 Digital Intarface Line Transceiver XRT6164
8/10
XRT6164
8
Rev. 4.0.0
16 LEAD PLASTIC DUAL-IN-LINE(300 MIL PDIP)
Rev. 1.00
INCHES MILLIMETERSSYMBOL MIN MAX MIN MAX
A 0. 145 0. 210 3. 68 5. 33
A 1 0. 015 0. 070 0. 38 1. 78
A 2 0. 115 0. 195 2. 92 4. 95
B 0. 014 0. 024 0. 36 0. 56
B 1 0. 030 0. 070 0. 76 1. 78
C 0. 008 0. 014 0. 20 0. 38
D 0. 745 0. 840 18. 92 21. 34
E 0. 300 0. 325 7. 62 8. 26
E 1 0. 240 0. 280 6. 10 7. 11
e 0. 100 BSC 2. 54 BSC
e A 0. 300 BSC 7. 62 BSC
e B 0. 310 0. 430 7. 87 10. 92
L 0. 115 0. 160 2. 92 4. 06
0 15 0 15
Not e:The cont rol dimension is t he inch column
-
7/30/2019 Digital Intarface Line Transceiver XRT6164
9/10
XRT6164
9
Rev. 4.0.0
16 LEAD SMALL OUTLINE(300 MIL JEDEC SOIC)
Rev. 1.00
INCHES MILLIMETERSSYMBOL MIN MAX MIN MAX
A 0. 093 0. 104 2. 35 2. 65
A 1 0. 004 0. 012 0. 10 0. 30
B 0. 013 0. 020 0. 33 0. 51
C 0. 009 0. 013 0. 23 0. 32
D 0. 398 0. 413 10. 10 10. 50
E 0. 291 0. 299 7. 40 7. 60
e 0. 050 BSC 1. 27 BSC
H 0. 394 0. 419 10. 00 10. 65
L 0. 016 0. 050 0. 40 1. 27
0 8 0 8
Note: The contr ol dimension is the mil li meter column
-
7/30/2019 Digital Intarface Line Transceiver XRT6164
10/10
XRT6164
10
Rev. 4.0.0
NOTICE
EXAR Corporation reserves the right to make changes to the products contained in this publication in order toimprove design, performance or reliability. EXAR Corporation assumes no responsibil ity for the use of any
circuits described herein, conveys no license under any patent or other right, and makes no representation thatthe circuits are free of patent infringement. Charts and schedules contained here in are only for illustrationpurposes and may vary depending upon a users specific application. While the information in this publication
has been carefully checked; no responsibility, however, is assumed for inaccuracies.
EXAR Corporation does not recommend the use of any of its products in life support applications where thefailure or malfunction of the product can reasonably be expected to cause failure of the life support system or to
significantly affect its safety or effectiveness. Products are not authorized for use in such applications unlessEXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage hasbeen minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately
protected under the circumstances.
Copyright 2007 EXAR CorporationDatasheet February 2007
Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.