Customized Off-The-Shelf Technologies...

64

Transcript of Customized Off-The-Shelf Technologies...

Page 1: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom
Page 2: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

Customized Off-The-Shelf Technologies Through Industry – Research Facility

Partnership

Dr. James TruchardPresident, CEO & Cofounder

National Instruments

Page 3: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

3

Today’s Engineering Challenges• Doing more with less

• Time to experiment

• Managing global projects

• Adapting to evolving application requirements

• Delivering on increasingly complex initiatives

• Maximizing operational efficiency

• Protecting system and resource investments

Page 4: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

4

Vacuum Tube Transistor(Integrated Circuit)

Software

1920

Transition to Customized COTS

General Radio

Hewlett Packard

National Instruments

1965 2010

Page 5: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

5

The National Instruments Vision, Evolved… Graphical System Design

Real-time MeasurementsEmbedded MonitoringHardware-in-the-loop

MeasurementDiagnosticsData AcquisitionReconfigurable Instruments

Industrial EmbeddedIndustrial Control (PAC)

Machine ControlElectronic Devices

Code Generation

“To do for embedded what the PCdid for the desktop.”

“To do for test and measurementwhat the spreadsheet did

for financial analysis.”

Page 6: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

6

Expanding Measurement CapabilitiesA

ccur

acy

(Bits

)

2624

2220

18

1614

1210

8

41 10 100 1K 10K 100K 1M 10M 100M 1G 10G 100G

Sampling Rate (S/s)

6

NI Products, 2004 Traditional InstrumentsNI Products, 1995 NI Products, 2011

Page 7: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

HPCiL SystemSupervisory Node

Compute Nodes

Actuators

Sensors

Actuators

Sensors

Actuators

Sensors

Actuators

Sensors

Actuators

Sensors

Actuators

Sensors

Visualization (User Interface)

CPUs, FPGAs, GPUsCPUs, FPGAs, GPUs

High-SpeedDeterministic Interconnect

Hybrid Compute NodesReal-Time OS

I/O

System ManagementSoftware Programming Tools

Page 8: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

8

Partnership with Industry

• Leverage R&D investment and latest technology• Tools and platforms that allow faster iteration

Continuous innovationContinuous innovation

• Empower domain experts• Open platforms to adapt vertical and emerging standards

Simplification and cost reductionSimplification and cost reduction

• Life cycle management• Services and consulting

Long term maintenance and supportLong term maintenance and support

Page 9: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

9

Partnership with Industry

• Leverage R&D investment and latest technology• Tools and platforms that allow faster iteration

Continuous innovationContinuous innovation

• Empower domain experts• Open platforms to adapt vertical and emerging standards

Simplification and cost reductionSimplification and cost reduction

• Life cycle management• Services and consulting

Long term maintenance and supportLong term maintenance and support

Page 10: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

10

National InstrumentsCorporate headquarters: Austin, Texas

Year established: 1976

Revenue: $873 million in 2010

Global operations: offices in 43 countries

Investment in R&D: 16% of annual revenue

Customer base: 30,000 companies annually

Network: More than 600 Alliance Partners

Diversity: no industry makes up more than

15% of revenue

Net Revenue in Millions

Page 11: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

11

NI Global R&D Organizations

NI Mountain View, Santa Rosa,Berkeley,Phase Matrix,AWR CA

NI Toronto

NI Austin

NI Boston

NI Aachen NI Romania

NI Bangalore

NI Shanghai

NI Penang

NI Denmark

NI Hungary

AWR CO

AWR Finland

AWR WI

Main ManufacturingFacility - Hungary

NI Employees in Europe: 1,538

Page 12: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

*Represents National Instruments expected investment, communicated June 28, 2011.

$-

$50

$100

$150

$200

$250

2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011*

NI’s Increasing Investment in R&DMi

llions

Page 13: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

Leveraging Industry Relationships

• Apply technologies from wide array of vendors Next generation FPGAs, ADCs,

GPUs and processors

• High access to information Regular executive meetings Ability to influence roadmaps

Page 14: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

Adapting To Changing Needs

Dell Latitude 5200 Dell Latitude 64003 years

10 years

Custom Design Custom Design

iPhone 3 iPhone 42 years

Page 15: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

Keep Up With Technology While Preserving Investment

Dell Latitude 5200 Dell Latitude 64003 years

3 Years

COTS Platforms COTS Platforms

iPhone 3 iPhone 42 years

Page 16: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

16

Investment from Industry in 2010• > $170M from NI (1800 man years) • >1,600M from Intel • >$500M from Analog Devices

Combining Laboratory Expertise and off-the-shelf technology

Leveraging R&D Investment

• Custom Front End• Signal Conditioning• Algorithm

Page 17: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

17

FPGAs

Tools From the Industry

MulticoreProcessors

GPUs

Processors Communication Bus ADC/DAC

Page 18: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

18

Putting it together…..

Embedded Controller(Processor)

Chassis with T&S(Communication Bus)

I/O Modules(ADC/DAC)

Page 19: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

19

INFN Gran Sasso – CERN OPERA Detector for Neutrino Events• Brick Assembly Machine for the

hybrid detector Machine Vision System Dimensional measurements

• NI platforms provide hardware and software LabVIEW programming

environment IMAQ Vision Libraries

Page 20: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

20

Next Generation Technology: Thunderbolt Architecture

Page 21: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

21

Combining COTS With Your Design:RIO Architecture

Cabled PCI-Express(MXI-Express)

Ethernet

EtherCAT

FPGAProcessor(Linux, Real-

Time, Windows)

I/O ModulesCommunication

Page 22: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

22

FlexRIO Architecture

NI FlexRIO Adapter Module• Interchangeable I/O• Digital or analog• NI FlexRIO Adapter Module

Development Kit (MDK)

PXI/ PXIe

NI FlexRIO FPGA Module• Virtex-5 FPGA• 132 digital I/O lines• Up to 512 MB of DRAM• Peer-to-peer data streaming

PXIe Platform• Data transfer• Synchronization• Clocking/triggers• Power/cooling

Customizable Front-End

Page 23: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

23

Released FlexRIO Adapter ModulesDigital

100 MHz SE DIO

Camera Link

200 MHz LVDS DIO

200 MHz SE/LVDS DIO

RS-485/422

2 ch. 100 MS/s AI/AO

32 ch. 50 MS/sAI

4 ch. 250 MS/sAI

16 ch. 50 MS/sAI

Analog

Page 24: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

24

Custom FlexRIO Modules

100 MHz PPMU

Camera Link and GigE

Multi-gigabit optical

Dual gigabit Ethernet

Video and Automotive

Time to Digital Converter

Page 25: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

25

Example - CERN Collimator Alignment

• 550+ axes of motion• Across 27 km distance• The jaws have to be positioned with

an accuracy which is a fraction of the beam size (200μm)

• Synchronized to < 5ms drift over 15 minutes Maximum jitter in μs

Page 26: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

26

ISIS Synchrotron, Rutherford Appleton Labs

Beam data acquisition and analysis• Beam loss monitoring• Beam position monitoring• Multichannel profile monitoring

Hardware based on PXI platform• High speed digitizers• Timing and synchronization

LabVIEW based control system andprocess display data

Page 27: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

27

Varied Modular I/O for any signal

FPGA

Host Processin

gReal-Time

CompactRIO Architecture

Page 28: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

28

LNLS – Brazilian SynchrotronFast Orbit Feedback Control System

New orbit control system topology: 2 EtherCAT loops with 6 cRIOchassis each and 1 PXI Real-Time Controller

Page 29: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

29

Generate SignalsGenerate Signals

Time-Based

Signal-Based

Share Physical Clocks / Triggers

Share Time

Ethernet (1588)IRIGGPSEtc.

Signal vs. Time-Based Synchronization

Page 30: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

30

White Rabbit: Synchronization over Distance

Distance

10-12 sec

Precision

sec

10-3 sec

10-6 sec

10-9 sec

100m 101m 102m 103m 104m 105m GlobalDistance

Signal-Based

PXI-6682

Time Based

White Rabbit

Page 31: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

Time Scale

Flexibility

Backplane timing

IO synchronized with a global clock

Software programmed FPGAs

Timed loops

Software constructs: FIFOs | Queues

Software structured dataflow

Nanoseconds

Microseconds

Milliseconds

Technologies for Time and Concurrency

Page 32: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

32

Cooperation: NI and CERN White Rabbit• Partnering with CERN in developing White Rabbit (WR)• Performance

Distance: > 10 km Scale: > 2000 nodes Accuracy: < 1ns skew, < 100 ps jitter

• Compensates for propagation delay (cable length, temperature variation, etc.)

• Leverage Industry standards (802.x, IEEE 1588, SyncE) Gigabit Ethernet communication with deterministic capability

• Generally Applicable• Leverage for future PXIe modules

Page 33: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

33

Czech Institute of Plasma Physics

• Thomson scattering system• Synchronized high speed data acquisition 120 channels running at 1GS/s Tight synchronization over 4 PXI chassis Skew < 500 ps

Page 34: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

34

Partnership with Industry

• Leverage R&D investment and latest technology• Tools and platforms that allow faster iteration

Continuous innovationContinuous innovation

• Empower domain experts• Open platforms to adapt vertical and emerging standards

Simplification and cost reductionSimplification and cost reduction

• Life cycle management• Services and consulting

Long term maintenance and supportLong term maintenance and support

Page 35: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

35

Integrating Elements of Graphical System Design

Page 36: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

36

SoftwareCOMMUNITY

140,000+ online members250+ registered user groups

1000+ job postings online400K+ children through LEGO

Hardware

CONNECTIVITY9000+ instrument drivers

8000+ example programs1000+ motion drives

1000+ smart sensors1000+ Third-party PAC devices

COLLABORATION280+ third-party add-ons

400+ Solution partners1000+ value added resellers

35+ training courses

PROCESSORIntel, Microsoft, Freescale, Wind RiverMulti-core and real-time technology

BUSPCI/PCIe, Enet, USB, wireless, deterministic Enet, Open architecture

FPGAXilinx Virtex & SpartanReconfigurable hardware

IPControl & signal processing IP & I/O driversBuilt-in graphical IP, integrate user IP

I/OAnalog Devices, Texas InstrumentsConnect to any sensor & actuator

A WORLD-CLASS TECHNOLOGY ECOSYSTEM

Graphical System Design

Page 37: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

37

Graphical System DesignA Platform-Based Approach

PXI and Modular Instruments

Desktops and PC-Based DAQ

RIO and Custom Designs

Test Monitor Embedded Control Cyber Physical

Open Connectivity with 3rd Party I/O

Page 38: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

38

High-Level Design Models

PXIPC/Mac/Linux FlexRIO

Data Flow C Code Textual Math Simulation Statechart

CompactRIO Custom

Graphical System Design Platform

Page 39: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

39

Text-based Compiler LabVIEW CompilerEliminating Artificial Complexity

Source String of Characters

Tokens

Abstract Syntax Tree

Intermediate Code & Data

Dependency Graph

Executable Code

Intermediate Code & Data Dependency Graph

Executable Code

Source Dataflow Graph

Intermediate Code Generator &

Semantic Analyzer

Optimizer & Code Generator

Parser

Lexical Analyzer

Intermediate Code Generator &

Semantic Analyzer

Optimizer & Code Generator

Page 40: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

40

FPGAs

Parallel Programming with LabVIEW

MulticoreProcessors

Task Parallelism Data Parallelism Pipelining

Page 41: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

41

LabVIEW’s GPU Computing Module

Page 42: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

42

FPGA Programming: Multicore, Multiprocessor Development

Page 43: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

43

LabVIEW FPGA VHDL

Abstraction to the Pin

Page 44: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

44

LabVIEW FPGA Direct Access to Preexisting Xilinx CORE Generator IP Libraries

Page 45: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

45

LabVIEW FPGA IP Integration Node

Use Core Generatoror Custom VHDL

Configure IP Integration Node and Generate Simulation Model

Use the IP Block Using Standard LabVIEW I/O Interfaces

Page 46: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

46

LabVIEWPlatform

LabVIEW FPGA Xilinx IP HDL IP

Cycle-Accurate Simulation with ModelSim

ModelSim/iSimSimulation Export

I/O NodesControls/IndicatorsDMA FIFOsCLIP I/O

VHDL

Test Bench Generated VHDL

VHDL VHDL

Page 47: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

47

Lawrence Livermore National LabsDeveloped automated maintenance process for world’s largest laser array at the National Ignition Facility using NI LabVIEW and PXI• LabVIEW increased productivity by 3X over Java

and C++• Developed complex application consisting of over

1,000 VIs“The value in using the

graphical dataflow

language is the speed in

which a team can deliver a

robust solution while still

using proper software

engineering practices.- Glenn Larkin, LLNLAn overhead view of one of the main laser chambers

Page 48: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

48

Example -Tokamak – Shape Control

ϑμψψ RjZRRR

R o−=

∂∂+

∂∂

∂∂

2

21

Shape Reconstruction

Tomography

Soft X-Rays

MagneticSensors

BolometricSensors

Grad-ShafranovSolver

ControllerPID, MIMO

Target Shape

Page 49: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

49

PXI Multi-Controller (PXImc)

One Way Latency = 6 uS, Throughput = 670 MB/S

Page 50: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

50

Plasma Diagnostics & Control with NI LabVIEW RT

• Max Planck Institute• Plasma control in nuclear fusion Tokamak with LabVIEW

on an eight-core real-time system“…with LabVIEW, we obtained a 20X processing speed-up on an

octal-core processor machine over a single-core processor…”Louis GiannoneLead Project ResearcherMax Planck Institute

Page 51: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

51

Open Architecture

Standard Middleware API

Enterprise Software

(For SCADA, data storage,..)

General Purpose Language

Domain Specific Language

Page 52: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

52

Open Architecture• Controls standards EPICS, TANGO,

CORBA, TINE, C• Connectivity to

different devices OPC, Modbus, TCP/IP,

UDP, EtherCAT, Serial• Flexibility Windows, RTOS, FPGA

Page 53: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

53

EPICS Integration With LabVIEW Native LabVIEW support for

Channel Access server and client• Windows • RT - VxWorks & Pharlap (Server only)

Option to run full EPICS IOC server side by side with LabVIEW RT

• Custom option for CompactRIO Prototype EPICS device driver

support for FPGA-based products• Linux

Linux support with Hypervisor

Page 54: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

54

Example – Los Alamos LANSCE• Ongoing migration to a cRIO

system with embedded EPICS

• Full IOC functionality

• Maximum flexibility for partitioning the problem LabVIEW for beam diagnostic EPICS for industrial control

Page 55: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

55

Real-Time Hypervisor for Linux

Windows PCHypervisor System*

Supported RT I/O

Supported Linux I/O

*Must programLabVIEW Real-Time application from Windows

Page 56: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

56

Linux Target (RHEL or Scientific)

FPGA InterfaceC API

NI FPGA Device

FPGA Interface C API for Linux

Page 57: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

57

Examples – FPGA Interface C API for Linux

• Prototype for ITER Fast Controller• PXI FlexRIO

• Prototype for ITER Interlocks• CompactRIO expansion

chassis

• Project under work at• SPring8• NIFS• PSI

Courtesy: www.ITER.org

Page 58: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

58

Partnership with Industry

• Leverage R&D investment and latest technology• Tools and platforms that allow faster iteration

Continuous innovationContinuous innovation

• Empower domain experts• Open platforms to adapt vertical and emerging standards

Simplification and cost reductionSimplification and cost reduction

• Life cycle management• Services and consulting

Long term maintenance and supportLong term maintenance and support

Page 59: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

59

Local Support around the GlobeDirect Operations in more than 40 Countries• Global team of technical sales engineers• Local technical support worldwide• Systems engineers to assist with reference and application designs• Active online user community and extensive online support 24 hours a

day

Distributor

Direct Sales Office

Service Center

Page 60: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

60

Software ServicesSoftware Subscriptions

Volume Programs

Hardware ServicesWarranty and Repair

CalibrationSystem Services

Training and CertificationProduct Training

Custom Training PlansProfessional Certifications

Value-Added ServicesTechnical Support Programs

Professional ServicesPartner-Provided Services

Page 61: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

61

Alliance PartnersProgram

Worldwide network with 600+ companies in 40+ countries offering:

ServicesConsulting, programming, integration, and project management

ProductsToolkits, sensors, cameras, motors, add-ons, and more

Systemscustomized turn-key solutions, productized systems, and more

Page 62: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

62

NI & Physics Community35 Years of Successful Cooperation

Page 63: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom

63

LEGO®

MINDSTORMS® NXT“the smartest, coolest

toy of the year”

CERN Large Hadron Collider“the most powerful

instrument on earth”

Graphical System Design

Page 64: Customized Off-The-Shelf Technologies Partnershipaccelconf.web.cern.ch/AccelConf/icalepcs2011/talks/thaaukp04_talk.pdf · LabVIEW FPGA IP Integration Node Use Core Generator or Custom