CURRICULUM VITAE Alexander Pechersky2 - Map physical memory (Windows OS and BIOS); - New Assembler...

7
1 _CURRICULUM VITAE_ Alexander Pechersky tel.: (972) 54-6865490 E-mail: [email protected] https://il.linkedin.com/in/alexander-pechersky-69b70715 http://www.ap-unitech.com Objective Software Developer Systems Programmer Real-Time Programmer Programmer Analyst Developer of algorithms Experience with full cycle, from proof of concept to final development stages and production of software and algorithms. Experience with migrating complex algorithms to the GPU using NVIDIA's CUDA & PTX assembler. High-performance signal- and data processing. Using: - of multi-core processors. - technologies built in processors (SSE, SSE2, SSE3, SSE4, AVX extensions ...). - 64- and 32-bit architecture of processors. - accelerate GPUs in addition to CPUs. - Assembler language for CPU, GPU and DSP. Programming languages and operating systems Programming Languages: Macro Assembler (for DOS, BIOS, Win16, Win32, Win32s, Win64, DLL), FASM, NASM; CUDA+PTX Assembler (Parallel Thread Execution); ARM Assembler (Windows Mobile; Pocket PC...); C/C++, Visual Basic, SQL, HTML, DHTML, Java, GL4Java. Operating Systems: DOS, OS/IBM, Linux, Windows 95/98/Me/2000/CE /NT/XP/Vista/7/8. Education 1977 - 1983 M.Sc. in Mechanical Engineering, Dept. of Flying Vehicles and Engines Kiev Institute of Civil Aircraft Engineering (Kiev, Ukraine) . Designing a light multipurpose aerial vehicle (construction, aerodynamics, strength, feasibility study) 1986 - 1989 Graduate school in Mechanical Engineering, Dept. of Flying Vehicles and Engines Kiev Institute of Civil Aircraft Engineering (Kiev, Ukraine) . "Reliability of aircraft" 1991 - 2010 – Courses: - CUDA+PTX Assembler (NVIDIA GPUs); - Assembler (DOS, BIOS, Win16, Win32, Win64, Dynamic Link Library, Drivers); - Windows Driver Development; - Programming at a hardware level of devices PCI and control of manipulators; - Undocumented capabilities of processors and devices; - BIOS-level control of disk drives. Employment History (2019) - Intel (Israel). Programmer. Algorithms implementation on GPU; (2018) - Biometrics authentication system; (2016-2017) - NVidia Jetson TX1. Developing the means to prototypes of devices(for APasm Technology); (2016) - CUDA PTX (parallel thread execution) instructions timing for GPU NVidia video cards; (2015) - VP8 video standard GPU (NVidia Kepler) research project (for iDoomo Ltd.); (2014) - H.264/AVC video standard GPU (NVidia Kepler) research project (for iDoomo Ltd.); (2013) - Designing a Unmanned Aerial Vehicle (UAV) (construction, aerodynamics, strength); - Systems of objects recognition in the air and on the ground; - System of 3D modeling, method of visualization and rendering (GPU); - Testing of NVidia video cards (GPU) (CUDA, PTX assembler); - High-speed matrix operations and calculations with the GPU (CUDA, PTX assembler); - System of encoding, packaging and decoding data (CUDA, PTX assembler);

Transcript of CURRICULUM VITAE Alexander Pechersky2 - Map physical memory (Windows OS and BIOS); - New Assembler...

Page 1: CURRICULUM VITAE Alexander Pechersky2 - Map physical memory (Windows OS and BIOS); - New Assembler Integrated Development Environment (CPU+GPU). 2009 - 2012 – Tel Aviv University

1

_CURRICULUM VITAE_

Alexander Pechersky tel.: (972) 54-6865490 E-mail: [email protected] https://il.linkedin.com/in/alexander-pechersky-69b70715 http://www.ap-unitech.com Objective Software Developer Systems Programmer Real-Time Programmer Programmer Analyst Developer of algorithms Experience with full cycle, from proof of concept to final development stages and production of software and algorithms. Experience with migrating complex algorithms to the GPU using NVIDIA's CUDA & PTX assembler. High-performance signal- and data processing. Using: - of multi-core processors. - technologies built in processors (SSE, SSE2, SSE3, SSE4, AVX extensions ...). - 64- and 32-bit architecture of processors. - accelerate GPUs in addition to CPUs. - Assembler language for CPU, GPU and DSP. Programming languages and operating systems Programming Languages: Macro Assembler (for DOS, BIOS, Win16, Win32, Win32s, Win64, DLL), FASM, NASM; CUDA+PTX Assembler (Parallel Thread Execution); ARM Assembler (Windows Mobile; Pocket PC...); C/C++, Visual Basic, SQL, HTML, DHTML, Java, GL4Java. Operating Systems: DOS, OS/IBM, Linux, Windows 95/98/Me/2000/CE /NT/XP/Vista/7/8. Education 1977 - 1983 – M.Sc. in Mechanical Engineering, Dept. of Flying Vehicles and Engines Kiev Institute of Civil Aircraft Engineering (Kiev, Ukraine) . Designing a light multipurpose aerial vehicle (construction, aerodynamics, strength, feasibility study) 1986 - 1989 – Graduate school in Mechanical Engineering, Dept. of Flying Vehicles and Engines Kiev Institute of Civil Aircraft Engineering (Kiev, Ukraine) . "Reliability of aircraft" 1991 - 2010 – Courses: - CUDA+PTX Assembler (NVIDIA GPUs); - Assembler (DOS, BIOS, Win16, Win32, Win64, Dynamic Link Library, Drivers); - Windows Driver Development; - Programming at a hardware level of devices PCI and control of manipulators; - Undocumented capabilities of processors and devices; - BIOS-level control of disk drives. Employment History (2019) - Intel (Israel). Programmer. Algorithms implementation on GPU; (2018) - Biometrics authentication system; (2016-2017) - NVidia Jetson TX1. Developing the means to prototypes of devices(for APasm Technology); (2016) - CUDA PTX (parallel thread execution) instructions timing for GPU NVidia video cards; (2015) - VP8 video standard GPU (NVidia Kepler) research project (for iDoomo Ltd.); (2014) - H.264/AVC video standard GPU (NVidia Kepler) research project (for iDoomo Ltd.); (2013) - Designing a Unmanned Aerial Vehicle (UAV) (construction, aerodynamics, strength); - Systems of objects recognition in the air and on the ground; - System of 3D modeling, method of visualization and rendering (GPU); - Testing of NVidia video cards (GPU) (CUDA, PTX assembler); - High-speed matrix operations and calculations with the GPU (CUDA, PTX assembler); - System of encoding, packaging and decoding data (CUDA, PTX assembler);

Page 2: CURRICULUM VITAE Alexander Pechersky2 - Map physical memory (Windows OS and BIOS); - New Assembler Integrated Development Environment (CPU+GPU). 2009 - 2012 – Tel Aviv University

2

- Map physical memory (Windows OS and BIOS); - New Assembler Integrated Development Environment (CPU+GPU). 2009 - 2012 – Tel Aviv University (Dept. of Geophysics and Planetary Sciences, Israel). Programmer. Projects: - FP7-ICT-SEC-2007-1: "Integrated System for Transport Infrastructures surveillance and Monitoring by Electromagnetic Sensing" (with NVIDIA GPU (CUDA, PTX assembler) 2008 - 2009 – Ben-Gurion University (Be'er-Sheva, Israel). Real-Time Programmer. Projects: - Development of 3D software (NV GF 9800GX2, NV GF GTX 280, NI PCIe-6251): Real-time signals processing; National Instruments PCIe-6251 programming; Multi signals processing (SN7585 photodiode matrix); FFT & Hartley algorithms (PTX realization); Lock-in amplifier algorithms (PTX realization); Parallel Computing on a GPU; - Programming TMS320 family of digital signal processors (DSPs); - Development of algorithms for NVIDIA GF 9800GX2 (CUDA, PTX assembler); - Development of algorithms for NVIDIA GF GTX 280 (CUDA, PTX assembler). 2001 - 2007 – Technology Development Center (Be'er-Sheva, Israel). Programmer. Projects: - Development of Diabetic software. Diagnosis of diabetes; Reflecting of diabetes type; Metabolic disorders; Severity of insulin deficiency; 3D models processing. - Development of Internet software. Providing full access to Internet protocols; Handling users authentication; 3D charts creating; Administrators and Users version; - Development of IEEE 1284.4 Devices software; - Development of Parallel Ports and Devices software; - Development of Serial Port Devices software. 2000 - 2001 – “Vainter Computers” (Be'er-Sheba, Israel). System administrator, technician. - Installation of operating systems and various software, PC maintenance and repair. 1992 - 2000 – “Z”, freelance business. (Baku, Azerbaijan). Programmer. Projects: - Logistics software development (for MoBak, Baku, Azerbaijan); - Font editor for Ms DOS (for MoBak, Baku, Azerbaijan); - Drivers for Ms DOS (for MoBak, Baku, Azerbaijan); - Logistics and office software development (for the Center of Chinese medicine); - Decryption of “black-box” flight information (for airport Zabrat, Baku, Azerbaijan); 1990 - 1992 – Dept. of Computer Technology (Airport Zabrat, Baku, Azerbaijan). Programmer. Project: - Computerized system for airport control (technical maintenance department, inspection department, planning and dispatching, fuels and lubricants service, logistics) Patents Patent No 148131 “Personal Computer Keyboard”, 2002. Patent No 208730 “Security system for a computer and method tensor”, 2010. Patent No 209426 “Integrated Optical Panel”, 2010. Publication "Application of informational and wavelet approaches for integrated processing of geophysical data in complex environments", Coll. of Papers of the 2011 SAGEEP Conference, Charleston, South Carolina, USA, Vol. 24, 24-60. Authors: Lev Eppelbaum, Leonid Alperovich, Valery Zheludev, Alexander Pechersky.. Languages Russian (mother), Hebrew, German, English (technical)

Page 3: CURRICULUM VITAE Alexander Pechersky2 - Map physical memory (Windows OS and BIOS); - New Assembler Integrated Development Environment (CPU+GPU). 2009 - 2012 – Tel Aviv University

3

Tests of PTX instructions timing (NVidia GPU-Parallel Thread Execution)

VP8 & H.264/AVC video standards (C++-Assembler-NVidia Kepler) Geo Physics (FP7-ICT-SEC-2007-1: "Integrated System for Transport Infrastructures...”)

Page 4: CURRICULUM VITAE Alexander Pechersky2 - Map physical memory (Windows OS and BIOS); - New Assembler Integrated Development Environment (CPU+GPU). 2009 - 2012 – Tel Aviv University

4

Physics AP-assembler IDE BIOS

Page 5: CURRICULUM VITAE Alexander Pechersky2 - Map physical memory (Windows OS and BIOS); - New Assembler Integrated Development Environment (CPU+GPU). 2009 - 2012 – Tel Aviv University

5

CPU/GPU Test

Diabetes GPU Matrix

Page 6: CURRICULUM VITAE Alexander Pechersky2 - Map physical memory (Windows OS and BIOS); - New Assembler Integrated Development Environment (CPU+GPU). 2009 - 2012 – Tel Aviv University

6

Internet Protocols Data Coding IEEE 1284.4 Devices

Page 7: CURRICULUM VITAE Alexander Pechersky2 - Map physical memory (Windows OS and BIOS); - New Assembler Integrated Development Environment (CPU+GPU). 2009 - 2012 – Tel Aviv University

7

DSP Controllers more on website www.ap-unitech.com