CSC 3650 Introduction to Computer Architecture
-
Upload
gretchen-mcintosh -
Category
Documents
-
view
80 -
download
1
description
Transcript of CSC 3650 Introduction to Computer Architecture
![Page 1: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/1.jpg)
CSC 3650 Introduction to Computer Architecture
Time: 3:30 to 6:30 Meeting Days: W Location: Oxendine 1237B
Textbook: Essentials of Computer Architecture, Author: Douglas E. Comer, 2005, Pearson Prentice Hall
Spring 2011
Introduction to Computer Architecture
Dr. Chuck Lillie
![Page 2: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/2.jpg)
Computer Architecture
• Central Processing Unit
• Memory
• Input/Output
![Page 3: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/3.jpg)
Generic Computer Organization
![Page 4: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/4.jpg)
Instruction Cycle
Memory Read Memory Write
1. Microprocessor places address of instruction on address bus2. Memory subsystem inputs address and decodes it3. After allowing time for address to be decoded, microprocessor issues a read control signal4. Data is placed on data bus5. Data is taken from data bus and placed in register6. Microprocessor decodes the instruction7. Instruction is executed
![Page 5: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/5.jpg)
CPU Internal Organization
Program counterInstruction registerGeneral purpose
Instruction codeFlag values
Operations to perform
READ, WRITE, IO/M
![Page 6: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/6.jpg)
Types of Memory
• Read Only Memory (ROM)– Masked ROM: programmed with data as chip is fabricated
– Programmable Read Only Memory (PROM): can be programmed by user, but only once
– Erasable PROM (EPROM): content can be erased and reprogrammed
– Electrically Erasable PROM (EEPROM): can modify individual locations on the EEPROM
• Chip with 2n words, each having m bits, has n address inputs, An-1 to A0, and m data outputs, Dm-1 to D0
• D is used as input to program chip
• Has chip enable (CE), output enable (OE), and program control input (Vpp)
• CE must be active for something to happen
![Page 7: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/7.jpg)
Types of Memory
• Random Access Memory (RAM)– Dynamic RAM (DRAM): like leaky capacitors, if not refreshed
will eventually loose data. Used for primary memory.
– Static RAM (SRAM): Does not have to be refreshed. Faster than DRAM but more expensive. Used for cache memory.
• Each 2n X m chip has n address inputs and m bidirectional data pins
• Chips have chip enable (CE or CE’)
• Chips may have either read enable input (RD or RD’) and write enable (WR or WR’) or one combined signal, such as R/W’ . R/W’ would be set to 1 for read and 0 for write.
• CE must be active for read or write to happen
![Page 8: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/8.jpg)
Internal Linear Organization of 8 X 2
ROM Chip
Three address inputs, two data outputs, and 16 bits of internal storage arranged as eight 2-bit locations
The three addrss bits are decoded to select one of the eight locations
![Page 9: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/9.jpg)
Internal two-dimensional organization fo an 8 X 2 ROM chip
Four rows with four bits per rowTop row holds bits for address 000 and 001, second row address 010 and 011
Two high order bits select one of the four rows, the low order bit selects the two desired bits
![Page 10: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/10.jpg)
8 X 4 memory subsystem constructed from two 8 X 2 ROM chips
![Page 11: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/11.jpg)
16 X 2 memory subsystem constructed from two 8 X 2 ROM chips with high-order interleaving
Upper chip always has A3 = 0 and the lower chip always has A3 = 1
Upper chip has addresses 0000 to 0111
Lower chip has addresses 1000 to 1111
![Page 12: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/12.jpg)
16 X 2 memory subsystem constructed from two 8 X 2 ROM chips with low-order interleaving
Upper chip enabled for A0 = 0, or addresses 0, 2, 4, 6, 8, 10, 12, 14
Lower chip enabled for A0 = 1, or addresses 1, 3, 5, 7, 9, 11, 13, 15
Low order interleaving offers speed advantages for pipelined memory access
![Page 13: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/13.jpg)
8 X 4 memory subsystem constructed from two 8 X 2 ROM chips with control signals
Output enable is just the RD signal from the CPU
6-bit addressUse 3 low order bits for chip locationUse 3 high order bits for chip enable (all must be 0 for chip to be active
![Page 14: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/14.jpg)
Big Endian and Little Endian for value 01020304H
![Page 15: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/15.jpg)
An Input Device
Interface Enable logic for tri-state buffersI/O device address is 11110000
![Page 16: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/16.jpg)
An Output Device
Tri-state buffers are not need for output because the data is put on the data bus and only the device at the address buss address will read the data from the data bus
![Page 17: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/17.jpg)
Bidirectional input/output device with its interface and enable/load logic
![Page 18: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/18.jpg)
A relatively simple computer, CPU details
![Page 19: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/19.jpg)
A relatively simple computer, memory subsystem
![Page 20: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/20.jpg)
A relatively simple computer, final design
![Page 21: CSC 3650 Introduction to Computer Architecture](https://reader035.fdocuments.in/reader035/viewer/2022062321/56813061550346895d9630c6/html5/thumbnails/21.jpg)
A minimal 8085-based computer