Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus...

17
03/27/22 Copyright © 1997 Altera Corporation Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE ([email protected])

Transcript of Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus...

Page 1: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Third Party EDA Tools Interface with

Altera Max+Plus II

Danny Mok

Altera HK FAE

([email protected])

Page 2: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

What Altera Support

Altera Max+Plus II support 3rd Party EDA tools through EDIF

EDIF is a standard file transfer format between different EDA tools

Altera Max+Plus II

Synopsys

Cadence

Mentor Graphic

EDIFEDIF

Page 3: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Is it so simple ?!?!

Is it true that EDIF can handle all the different EDA tools conversion

Answer is Yes and No Yes -- bascially all the EDA tools can accept EDIF file

and understand it No -- EDA only provide major information to the EDA

tools, except the EDIF file, we also need to provide a file name as “LMF” -- LLibrary MMapping FFile

Page 4: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

What is LMF -- Library Mapping File

LMF is a kind of – pin to pin mapping

– gate to gate mapping

– Power and Ground signal mapping

Pin to Pin Mapping– A->1, B->2, C->3

Gate to Gate Mapping– AND2 -> 2AND

Power and Ground signal Mapping– Vcc -> Vdd

– Gnd -> Dgnd

Two Input AND gate

Altera EDA tools

ABC EDA tools

A

BC

2AND12 3

Page 5: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Example of LMF% 1-bit full adder %BEGINFUNCTION 7482 (A2,A1,B2,B1,C0)RETURNS (SUM2,SUM1, C2)FUNCTION "ad01d1" ("GND", "a", "GND", "b", "ci")RETURNS ("", "s", "co")END

% 2-bit full adder %BEGINFUNCTION 7482 (A2,A1,B2,B1,C0)RETURNS (SUM2, SUM1, C2)FUNCTION "ad02d1" ("a1", "a0", "b1", "b0", "ci")RETURNS ("s1", "s0", "co")END

Altera Library

The other EDA Library

Page 6: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Who provides the LMF

Altera will provide LMF for some commonly use EDA tools– Cadence– Exemplar– Mentor Graphics– Synopsys– Synplicity– Viewlogic

But some minority EDA tools need to provide by – EDA vendor– create by the customer itself

Page 7: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Example : Synopsys interface with Altera

Page 8: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Design Interface

Page 9: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Processing Interface

Page 10: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Simulation Interface

Page 11: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Step 1 -- Read in the Synopsys EDIF

Page 12: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Step 2 -- Open the Compiler Window

Click the “Interface” Option

Page 13: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Step 3 -- Select the LMF

Select the EDA vendor’s LMF

Page 14: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Step 4 -- that it, you can compile the design

Page 15: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

If I want to provide custom make LMF

Select the LMF as you want

Page 16: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Max+Plus II can IN/OUT

Max+Plus II take the EDIF file

Max+Plus II can output EDIF file

Max+Plus II can output Verilog HDL file

Max+Plus II can output VHDL file

Page 17: Copyright © 1997 Altera Corporation 10/21/2015 Third Party EDA Tools Interface with Altera Max+Plus II Danny Mok Altera HK FAE (dmok@altera.com)

04/20/23 Copyright © 1997 Altera Corporation

Conclusion

Altera Max+Plus II interface the other EDA tools with – EDIF

– LMF

You can also output EDIF from Max+Plus II to other EDA tools– but Altera does not provide the corresponding LMF file

But you can output VHDL or Verilog file instead of EDIF file