Chapter 5:Synchronous Sequential Circuits
description
Transcript of Chapter 5:Synchronous Sequential Circuits
![Page 1: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/1.jpg)
1
![Page 2: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/2.jpg)
2
Logic CircuitsLogic Circuits
Sequential Sequential CircuitsCircuits
Combinational Combinational CircuitsCircuits
•Consists of logic gates whose outputs are determined from the current combination of inputs.•Performs an operation that can be specified by a set of Boolean functions.
•Employ storage elements in addition to logic gates.•Outputs are a function of the inputs and the state of the storage elements.•Output depend on present value of input + past input.
![Page 3: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/3.jpg)
3
Storage Elements and Analysis Introduction to sequential circuits Types of sequential circuits Storage elements
Latches Flip-flops
Sequential circuit analysis State tables State diagrams
![Page 4: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/4.jpg)
4
A Sequential circuit contains:Storage elements:
Latches or Flip-Flops Combinatorial Logic:
Implements a multiple-output switching function
Inputs are signals from the outside. Outputs are signals to the outside. Other inputs, State or Present State, are
signals from storage elements. The remaining outputs, Next State are
inputs to storage elements.
CombinationalLogic
Storage Elements
Inputs Outputs
StateNextState
![Page 5: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/5.jpg)
5
Sequential LogicOutput function
Outputs = g(Inputs, State)Next state function
Next State = f(Inputs, State)
Combina-tionalLogicStorage
Elements
Inputs Outputs
StateNextState
![Page 6: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/6.jpg)
6
Depends on the times at which: storage elements observe their inputs, and storage elements change their state
Synchronous Behavior defined from knowledge of its signals at discrete
instances of time Storage elements observe inputs and can change state only
in relation to a timing signal (clock pulses from a clock) Asynchronous
Behavior defined from knowledge of inputs at any instant of time and the order in continuous time in which inputs change
If clock just regarded as another input, all circuits are asynchronous!
![Page 7: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/7.jpg)
7
Storage elements Maintain a binary state (0 or 1) indefinitely as long
as power is delivered to the circuit Switch states (01 or 10) when directed by an
input signal Most basic storage element Used mainly to construct Flip-Flops Asynchronous storage circuit Types of latches:
SR LatchesS`R` LatchesD Latches
X = X
![Page 8: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/8.jpg)
8
Cross-coupling twoNOR gates gives theS – R Latch:
S (set)
R (reset)Q
Q
S R Q Q’ COMMENTS0 0 ? ? Undefined state1 0 1 0 Set0 0 1 0 After S=1,R=00 1 0 1 Reset0 0 0 1 After S=0,R=11 1 0 0 forbidden0 0 ? ? Undefined state
![Page 9: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/9.jpg)
9
“Cross-Coupling” two NAND gates gives the S -R Latch:
QS (set)
R (reset) Q
S R Q Q’ COMMENTS1 1 ? ? Undefined state1 0 0 1 set1 1 0 1 After S=1,R=00 1 1 0 reset1 1 1 0 After S=0,R=10 0 1 1 forbidden1 1 ? ? Undefined state
![Page 10: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/10.jpg)
10
Adding two NANDgates to the basicS - R NAND latchgives the clockedS – R latch:
Has a time sequence behavior similar to the basic S-R latch except that the S and R inputs are only observed when the line C is high.
C means “control” or “clock”.
S
R
Q
C
Q
1
1
S`
R`
![Page 11: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/11.jpg)
11
Adding an inverterto the S-R Latch,gives the D Latch:
Note that there areno “indeterminate”states! Q D Q(t+1) Comment 0 0 0 No change 0 1 1 Set Q 1 0 0 Clear Q 1 1 1 No Change
The graphic symbol for aD Latch is:
C
D Q
Q
DQ
C
Q
![Page 12: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/12.jpg)
12
C
D Q
QR
Q
QR
S Q
Q
S
SR S’R’ D
![Page 13: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/13.jpg)
13
Chapter 5: Sequential Circuits5.4: Flip-Flops
![Page 14: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/14.jpg)
14
The latch timing problem Master-slave flip-flop Edge-triggered flip-flop Other flip-flops - JK flip-flop - T flip-flop
![Page 15: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/15.jpg)
15
In a sequential circuit, paths may exist through combinational logic:From one storage element to anotherFrom a storage element back to the same storage
element The combinational logic between a latch output
and a latch input may be as simple as an interconnect
For a clocked D-latch, the output Q depends on the input D whenever the clock input C has value 1
![Page 16: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/16.jpg)
16
Consider the following circuit:
Suppose that initially Y = 0.
As long as C = 1, the value of Y continues to change! The changes are based on the delay present on the loop
through the connection from Y back to Y. This behavior is clearly unacceptable. Desired behavior: Y changes only once per clock pulse
ClockY
C
D Q
Q
Y
Clock
![Page 17: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/17.jpg)
17
A solution to the latch timing problem is to break the closed path from Y to Y within the storage element
The commonly-used, path-breaking solutions replace the clocked D-latch with:a master-slave flip-flopan edge-triggered flip-flop
![Page 18: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/18.jpg)
18
Consists of two clockedD latches in serieswith the clock on the second latch inverted
The input is observedby the first latch with C = 1
The output is changed by the second latch with C = 0 The path from input to output is broken by the difference
in clocking values (C = 1 and C = 0). The behavior demonstrated by the example with D
driven by Y given previously is prevented since the clock must change from 1 to 0 before a change in Y based on D can occur.
CD Q
CCD QD
Master Slave
Y
![Page 19: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/19.jpg)
19
![Page 20: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/20.jpg)
20
![Page 21: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/21.jpg)
21
![Page 22: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/22.jpg)
22
![Page 23: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/23.jpg)
23
![Page 24: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/24.jpg)
24
![Page 25: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/25.jpg)
25
![Page 26: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/26.jpg)
26
![Page 27: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/27.jpg)
27
![Page 28: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/28.jpg)
28
![Page 29: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/29.jpg)
29
![Page 30: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/30.jpg)
30
![Page 31: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/31.jpg)
31
![Page 32: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/32.jpg)
32
![Page 33: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/33.jpg)
33
![Page 34: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/34.jpg)
34
![Page 35: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/35.jpg)
35
![Page 36: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/36.jpg)
36
![Page 37: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/37.jpg)
37
![Page 38: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/38.jpg)
38
![Page 39: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/39.jpg)
39
![Page 40: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/40.jpg)
40
![Page 41: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/41.jpg)
41
![Page 42: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/42.jpg)
42
![Page 43: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/43.jpg)
43
![Page 44: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/44.jpg)
44
![Page 45: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/45.jpg)
45
![Page 46: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/46.jpg)
46
![Page 47: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/47.jpg)
47
![Page 48: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/48.jpg)
48
![Page 49: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/49.jpg)
49
![Page 50: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/50.jpg)
50
![Page 51: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/51.jpg)
51
![Page 52: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/52.jpg)
52
![Page 53: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/53.jpg)
53
![Page 54: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/54.jpg)
54
![Page 55: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/55.jpg)
55
![Page 56: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/56.jpg)
56
![Page 57: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/57.jpg)
57
![Page 58: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/58.jpg)
58
![Page 59: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/59.jpg)
59
![Page 60: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/60.jpg)
60
![Page 61: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/61.jpg)
61
![Page 62: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/62.jpg)
62
![Page 63: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/63.jpg)
63
![Page 64: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/64.jpg)
64
![Page 65: Chapter 5:Synchronous Sequential Circuits](https://reader035.fdocuments.in/reader035/viewer/2022062218/5681632e550346895dd3a8ae/html5/thumbnails/65.jpg)
65