Chapter 16: Design for Testability - John Wiley & Sons
Transcript of Chapter 16: Design for Testability - John Wiley & Sons
![Page 1: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/1.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-1
Chapter 16: Design for Testability
Department of Electronic Engineering
National Taiwan University of Science and Technology
Prof. Ming-Bo Lin
![Page 2: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/2.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-2
Syllabus
ObjectivesFault DetectionTest vector generationTestable circuit designBoundary-scan standard
![Page 3: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/3.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-3
Objectives
After completing this chapter, you will be able to:Describe various fault modelsUnderstand the fundamentals of fault detectionUnderstand the difficulties of sequential circuit testsUnderstand the basic principles of test vector generationDescribe the basic principles of testable circuit designUnderstand the principle of boundary scan standard (IEEE1149.1)
![Page 4: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/4.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-4
Syllabus
ObjectivesFault Detection
Fault modelsFault detectionDifficulty of sequential circuit test
Test vector generationTestable circuit designBoundary-scan standard
![Page 5: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/5.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-5
Terminology Definition
What is a defect?What is an error?What is a fault?
![Page 6: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/6.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-6
Fault Models
Stuck-at-0 faultStuck-at-1 faultBridge fault
![Page 7: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/7.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-7
Fault Models
Stuck-open faultStuck-closed (stuck-on) fault
![Page 8: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/8.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-8
Fault Models
Fault equivalenceFault collapseFault coverage
![Page 9: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/9.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-9
Fault Detection
Controllability Observability
![Page 10: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/10.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-10
Fault Detection
A testable faultAn untestable fault
![Page 11: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/11.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-11
Fault Detection
An example of complete test set
Test vectors are {(0,1), (1,0), (1,1)}
![Page 12: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/12.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-12
Difficulty of Sequential Circuit Test
A homing sequenceA preset homing sequence
![Page 13: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/13.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-13
Difficulty of Sequential Circuit Test
![Page 14: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/14.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-14
Difficulty of Sequential Circuit TestA transfer sequence A circuit is strongly connectedSo what are the difficulties of testing sequential circuits?
![Page 15: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/15.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-15
Syllabus
ObjectivesFault DetectionTest vector generation
Fault tablesFault simulation Boolean differencesPath sensitization
Testable circuit designBoundary-scan standard
![Page 16: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/16.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-16
Fault TablesForm a fault table
![Page 17: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/17.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-17
Fault Tables
Build a fault detection table
![Page 18: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/18.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-18
Fault Tables
Find a reduced fault table
The test vectors are: {(0,0,1), (0,1,0), (1,0,0), (1,1,0)}.
![Page 19: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/19.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-19
Syllabus
ObjectivesFault DetectionTest vector generation
Fault tablesFault simulationBoolean differencesPath sensitization
Testable circuit designBoundary-scan standard
![Page 20: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/20.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-20
Fault Simulation
The fault simulation process is repeated until:All faults are coveredAt least an acceptable number of faults are covered, orSome predefined stopping point is reached
![Page 21: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/21.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-21
Fault Simulation
Types of fault simulationThe row methodThe column method
![Page 22: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/22.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-22
Fault Simulation
The row method
Test vectors = {(0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,1,0)}.
![Page 23: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/23.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-23
Fault Simulation
The column method
Test vectors = {(0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1), (1,1,0)}.
![Page 24: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/24.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-24
Syllabus
ObjectivesFault DetectionTest vector generation
Fault tablesFault simulation Boolean differencesPath sensitization
Testable circuit designBoundary-scan standard
![Page 25: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/25.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-25
Boolean Differences
Boolean difference (Boolean partial derivative)
Not an effective way
)1()0(
),...,,1,,...,(),...,,0,,...,()(01110111
ii
iiniin
ff
xxxxfxxxxfdx
Xdf
⊕=
⊕= −+−−+−
![Page 26: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/26.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-26
Boolean Differences
Example:
To test stuck-at-0 fault at net xi
To test stuck-at-1 fault at net xi
1)( =i
i dxXdfx
1)(' =i
i dxXdfx
321)( xxxXf +=
( ) ( ) ( )
( ) ( ) 32332332
33232321
'''
01)(
xxxxxxxx
xxxxxxxdx
Xdf
=+++=
⊕+=+⋅⊕+⋅=
![Page 27: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/27.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-27
Boolean Differences
Stuck-at-0 fault at net α is
The test vector set is {(0, 0, 1, 1), (1, f, 1, 0), (f, 1, 1, 0)}.
( ) 43321 ')( xxxxxXf ++=
[ ]
4324314321
3333
3
''''
)1()0(1)(
xxxxxxxxxx
ffxdx
Xdfx
++=
+==
![Page 28: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/28.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-28
Boolean Differences
Stuck-at-0 fault at net β is
The test vector set is {(1, φ, 0, φ), (φ, 1, 0, φ)}.
21 xxy +=
433'),( xxyxyXf +=
( )[ ]
( ) 3231321
343343
'''
''),(
xxxxxxx
yxxxxxxydy
yXdfy
+=+=
=+⊕=⋅
![Page 29: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/29.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-29
Syllabus
ObjectivesFault DetectionTest vector generation
Fault tablesFault simulation Boolean differencesPath sensitization
Testable circuit designBoundary-scan standard
![Page 30: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/30.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-30
Basic Operations of Path Sensitization
Fault sensitizationFault propagationLine justification (Consistency operation)
![Page 31: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/31.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-31
Path Sensitization
Sensitized path
Unsensitized path
![Page 32: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/32.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-32
Path Sensitization
![Page 33: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/33.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-33
Syllabus
ObjectivesFault DetectionTest vector generationTestable circuit design
Ad hoc testingScan-path methodsBuilt-in self test (BIST)
Boundary-scan standard
![Page 34: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/34.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-34
Ad hoc Testing
Basic principles are to increase observabilitycontrollability
MethodsProviding more control and test points Using multiplexers to increase the number of internal control and test points Breaking feedback paths Using state registers to reduce the additional of I/O pins required for testing signals
![Page 35: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/35.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-35
Ad hoc Testing
An example of exhaustive test
![Page 36: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/36.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-36
Syllabus
ObjectivesFault DetectionTest vector generationTestable circuit design
Ad hoc testing Scan-path methodsBuilt-in self test (BIST)
Boundary-scan standard
![Page 37: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/37.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-37
Scan-Path Methods
![Page 38: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/38.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-38
Syllabus
ObjectivesFault DetectionTest vector generationTestable circuit design
Ad hoc testing Scan-path methodsBuilt-in self test (BIST)
Boundary-scan standard
![Page 39: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/39.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-39
BIST Principles
![Page 40: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/40.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-40
Automatic Test Pattern Generation (ATPG)(ALFSR)
Pr-sequence generator
![Page 41: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/41.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-41
Automatic Test Pattern Generation (ATPG)
A sample primitive polynomials for n from 1 to 60
![Page 42: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/42.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-42
Signature Generators
![Page 43: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/43.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-43
A Signature Application Example
![Page 44: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/44.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-44
A BIBLO Example
![Page 45: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/45.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-45
Syllabus
ObjectivesFault DetectionTest vector generationTestable circuit designBoundary-scan standard
IEEE 1149.1 StandardTAP structureBoundary scan cells
![Page 46: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/46.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-46
IEEE 1149.1 --- An Application Example
Test the entire board-level module
![Page 47: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/47.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-47
The Structure of IEEE 1149.1
Test access port (TAP)Data registersTDO driverInstruction register and decoder TAP controller
![Page 48: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/48.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-48
Syllabus
ObjectivesFault DetectionTest vector generationTestable circuit designBoundary-scan standard
IEEE 1149.1 StandardTAP structureBoundary scan cells
![Page 49: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/49.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-49
The TAP Structure
Test data registers (test DRs)Instruction register and decoderTAP controllerTDO driver
![Page 50: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/50.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-50
Control Signals of IEEE 1149.1
Four control signalsTCK (test clock, input) TDI (test data input, input) TDO (test data output, output) TMS (test mode select, input)
One optional reset signalTRST_n (test reset)
![Page 51: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/51.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-51
Control Signals of IEEE 1149.1
In the normal modeTRST_n and TCK are held lowTMS is held high
To prevent race conditionsInputs are sampled on the positive edge of TCKOutput toggle on the negative edge
![Page 52: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/52.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-52
The State Machine of IEEE 1149.1
![Page 53: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/53.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-53
Instruction and Bypass Registers
Instruction register cellShift registerInstruction register
Bypass register structure
![Page 54: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/54.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-54
A TDO Driver
TDO DriverTMS is sampled at the positive edge of TCKTDO is sampled at the negative edge of TCK
![Page 55: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/55.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-55
Syllabus
ObjectivesFault DetectionTest vector generationTestable circuit designBoundary-scan standard
IEEE 1149.1 StandardTAP structureBoundary scan cells
![Page 56: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/56.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-56
Boundary Scan Cells
Operation modes of boundary scan cells (BSC)Normal mode Capture modeScan modeUpdate mode
![Page 57: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/57.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-57
Boundary Scan Cell
![Page 58: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/58.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-58
Boundary Scan Cells
![Page 59: Chapter 16: Design for Testability - John Wiley & Sons](https://reader031.fdocuments.in/reader031/viewer/2022020704/61fb5a212e268c58cd5d2773/html5/thumbnails/59.jpg)
Chapter 16: Design for Testability
Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008-2010, John Wiley 16-59
A Complete Example