CEI Session (II) - CEI – Centro de Electrónica · PDF fileUniversidad...

8
1 [email protected] Universidad Politécnica de Madrid CEI Session (II) Javier Mora [email protected] Universidad Politécnica de Madrid SELF-HEALING EVOLVABLE HARDWARE ARCHITECTURES FOR IMAGE PROCESSING APPLICATIONS CEI Session (II)

Transcript of CEI Session (II) - CEI – Centro de Electrónica · PDF fileUniversidad...

Page 1: CEI Session (II) - CEI – Centro de Electrónica · PDF fileUniversidad Politécnica de Madrid ... HARDWARE ARCHITECTURES FOR IMAGE PROCESSING APPLICATIONS CEI Session (II) 2 V Annual

1

ce

i@u

pm

.es

Universidad Politécnica de Madrid

CEI Session (II)

Javier Mora

ce

i@u

pm

.es

Universidad Politécnica de Madrid

SELF-HEALING EVOLVABLE

HARDWARE ARCHITECTURES FOR

IMAGE PROCESSING APPLICATIONS

CEI Session (II)

Page 2: CEI Session (II) - CEI – Centro de Electrónica · PDF fileUniversidad Politécnica de Madrid ... HARDWARE ARCHITECTURES FOR IMAGE PROCESSING APPLICATIONS CEI Session (II) 2 V Annual

2

V Annual Meeting

2012 March 3

Basic concepts

PARTIAL DYNAMIC

RECONFIG

EVOLUTIONARY ALGORITHMS

EVOLVABLE HARDWARE

SYSTOLIC ARRAY

V Annual Meeting

2012 March 4

Aim of the work

Autonomous generation of digital filters for

image processing

“Fitness”: DIF

Page 3: CEI Session (II) - CEI – Centro de Electrónica · PDF fileUniversidad Politécnica de Madrid ... HARDWARE ARCHITECTURES FOR IMAGE PROCESSING APPLICATIONS CEI Session (II) 2 V Annual

3

V Annual Meeting

2012 March 5

Evolutionary algorithm

RANDOM

CANDIDATES

RECONFI- GURATION

IMAGE PROCESSING

FITNESS CALCULATION

SELECTION BEST

MUTATION

CHILDREN

PARENT

V Annual Meeting

2012 March 6

System features

● Autonomous

● Embeddable on a chip (low cost, consumption

and size)

● Adaptive

● To changes on the input

● To changes on the specifications

● Fault tolerant; self-healing

● High speed

● Processing speed

● Evolution (reconfiguration)

Page 4: CEI Session (II) - CEI – Centro de Electrónica · PDF fileUniversidad Politécnica de Madrid ... HARDWARE ARCHITECTURES FOR IMAGE PROCESSING APPLICATIONS CEI Session (II) 2 V Annual

4

V Annual Meeting

2012 March 7

Resulting system

Board:

XUPV5-LX110T (Virtex 5)

● Speed: 200 MHz

● CPU at 100 MHz

● 5700 eval/s (reconf+filt)

● Evolution: 800 000

evaluations in 140 s

Resources

Slice Reg 14%

LUT 13%

LUTRAM 2%

BRAM 47%

Time

Mutation 23 µs

Reconfig. 70 µs

Filtering 82 µs

Selection 1 µs

V Annual Meeting

2012 March 8

Results – Normal evolution

Median filter

Fitne

ss (

log

)

Generations

Page 5: CEI Session (II) - CEI – Centro de Electrónica · PDF fileUniversidad Politécnica de Madrid ... HARDWARE ARCHITECTURES FOR IMAGE PROCESSING APPLICATIONS CEI Session (II) 2 V Annual

5

V Annual Meeting

2012 March 9

Results – Generalizability

V Annual Meeting

2012 March 10

Fitness

Results – Cascaded filters

Median 3×3

Median 5×5

Number of filters

Page 6: CEI Session (II) - CEI – Centro de Electrónica · PDF fileUniversidad Politécnica de Madrid ... HARDWARE ARCHITECTURES FOR IMAGE PROCESSING APPLICATIONS CEI Session (II) 2 V Annual

6

V Annual Meeting

2012 March 11

Results – Adaptivity

Salt and pepper noise (5%)

Impulse noise (15%)

Burst noise (15%)

Edge detection

SELF ADAPTIVE

V Annual Meeting

2012 March 12

Results – Fault tolerance

Faults

SELF HEALING

Page 7: CEI Session (II) - CEI – Centro de Electrónica · PDF fileUniversidad Politécnica de Madrid ... HARDWARE ARCHITECTURES FOR IMAGE PROCESSING APPLICATIONS CEI Session (II) 2 V Annual

7

V Annual Meeting

2012 March 13

Results – Fault tolerance

8 9 10 11

0 1 2 3

4 5 6 7

14 15 12 13

Fitness

Median filter

Effect of 1 fault

Combinations of 2 faults

V Annual Meeting

2012 March 14

Conclusions

● Viability of evolvable hardware by means of partial dynamic

reconfiguration

● Autonomous

● Self-adaptive

● Self-healing

● Quite higher speed than that of a computer; lower size, price

and energy consumption

● Very interesting for unattended and high reliability

applications

● Medical implants

● Hazardous environments

● Unmanded vehicles

● Space applications

Page 8: CEI Session (II) - CEI – Centro de Electrónica · PDF fileUniversidad Politécnica de Madrid ... HARDWARE ARCHITECTURES FOR IMAGE PROCESSING APPLICATIONS CEI Session (II) 2 V Annual

8

V Annual Meeting

2012 March 15

Current and future research lines

● Scalability

● Array size

● Variable number of arrays

● Extend reconfigurability to other parts of the

system

● Enhancement of evolutionary algorithm (e.g.

crossover)

● Extend evolvable systems to other fields (audio,

communications, control...)

V Annual Meeting

2012 March 16

THANKS FOR YOUR ATTENTION